5秒后页面跳转
74HCT595BQ PDF预览

74HCT595BQ

更新时间: 2024-11-27 11:10:39
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
21页 322K
描述
8-bit serial-in, serial or parallel-out shift register with output latches; 3-stateProduction

74HCT595BQ 数据手册

 浏览型号74HCT595BQ的Datasheet PDF文件第2页浏览型号74HCT595BQ的Datasheet PDF文件第3页浏览型号74HCT595BQ的Datasheet PDF文件第4页浏览型号74HCT595BQ的Datasheet PDF文件第5页浏览型号74HCT595BQ的Datasheet PDF文件第6页浏览型号74HCT595BQ的Datasheet PDF文件第7页 
74HC595; 74HCT595  
8-bit serial-in, serial or parallel-out shift register with output  
latches; 3-state  
Rev. 11 — 10 September 2021  
Product data sheet  
1. General description  
The 74HC595; 74HCT595 is an 8-bit serial-in/serial or parallel-out shift register with a storage  
register and 3-state outputs. Both the shift and storage register have separate clocks. The device  
features a serial input (DS) and a serial output (Q7S) to enable cascading and an asynchronous  
reset MR input. A LOW on MR will reset the shift register. Data is shifted on the LOW-to-HIGH  
transitions of the SHCP input. The data in the shift register is transferred to the storage register  
on a LOW-to-HIGH transition of the STCP input. If both clocks are connected together, the shift  
register will always be one clock pulse ahead of the storage register. Data in the storage register  
appears at the output whenever the output enable input (OE) is LOW. A HIGH on OE causes the  
outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the  
state of the registers. Inputs include clamp diodes. This enables the use of current limiting resistors  
to interface inputs to voltages in excess of VCC  
.
2. Features and benefits  
Wide supply voltage range from 2.0 to 6.0 V  
CMOS low power dissipation  
High noise immunity  
8-bit serial input  
8-bit serial or parallel output  
Storage register with 3-state outputs  
Shift register with direct clear  
100 MHz (typical) shift out frequency  
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B  
Complies with JEDEC standards:  
JESD8C (2.7 V to 3.6 V)  
JESD7A (2.0 V to 6.0 V)  
Input levels:  
For 74HC595: CMOS level  
For 74HCT595: TTL level  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Multiple package options  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
3. Applications  
Serial-to-parallel data conversion  
Remote control holding register  
 
 
 

与74HCT595BQ相关器件

型号 品牌 获取价格 描述 数据表
74HCT595BQ,115 NXP

获取价格

74HC(T)595 - 8-bit serial-in, serial or parallel-out shift register with output latches; 3
74HCT595BQ-Q100 NXP

获取价格

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state
74HCT595BQ-Q100 NEXPERIA

获取价格

8-bit serial-in, serial or parallel-out shift
74HCT595BQ-Q100,11 NXP

获取价格

74HC(T)595-Q100 - 8-bit serial-in, serial or parallel-out shift register with output latch
74HCT595D NXP

获取价格

8-bit serial-in/serial or parallel-out shift register with output latches; 3-state
74HCT595D NEXPERIA

获取价格

8-bit serial-in, serial or parallel-out shift
74HCT595D,112 NXP

获取价格

74HC(T)595 - 8-bit serial-in, serial or parallel-out shift register with output latches; 3
74HCT595D,118 NXP

获取价格

74HC(T)595 - 8-bit serial-in, serial or parallel-out shift register with output latches; 3
74HCT595DB NXP

获取价格

8-bit serial-in/serial or parallel-out shift register with output latches; 3-state
74HCT595DB,112 NXP

获取价格

74HC(T)595 - 8-bit serial-in, serial or parallel-out shift register with output latches; 3