5秒后页面跳转
捷配首页

Datasheet > 74HCT373-Q100
74HCT373-Q100 PDF预览

74HCT373-Q100

更新时间： 2024-11-11 12:50:43
品牌 Logo 应用领域
恩智浦 - NXP 锁存器
页数 文件大小 规格书
24页 179K
描述
Octal D-type transparent latch; 3-state

阅读下载

中文翻译

获取价格

74HCT373-Q100 数据手册

 浏览型号74HCT373-Q100的Datasheet PDF文件第2页浏览型号74HCT373-Q100的Datasheet PDF文件第3页浏览型号74HCT373-Q100的Datasheet PDF文件第4页浏览型号74HCT373-Q100的Datasheet PDF文件第5页浏览型号74HCT373-Q100的Datasheet PDF文件第6页浏览型号74HCT373-Q100的Datasheet PDF文件第7页 
74HC373-Q100; 74HCT373-Q100  
Octal D-type transparent latch; 3-state  
Rev. 1 — 10 August 2012  
Product data sheet  
1. General description  
The 74HC373-Q100; 74HCT373-Q100 is a high-speed Si-gate CMOS device and is pin  
compatible with Low-power Schottky TTL. It is specified in compliance with JEDEC  
standard no. 7A.  
The 74HC373-Q100; 74HCT373-Q100 is an octal D-type transparent latch featuring  
separate D-type inputs for each latch and 3-state outputs for bus-oriented applications. A  
latch enable (LE) input and an output enable (OE) input are common to all latches.  
The 74HC373-Q100; 74HCT373-Q100 consists of eight D-type transparent latches with  
3-state true outputs. When LE is HIGH, data at the Dn inputs enters the latches. In this  
condition the latches are transparent, i.e. a latch output changes state each time its  
corresponding D input changes.  
When LE is LOW, the latches store the information that was present at the D inputs a  
set-up time preceding the HIGH-to-LOW transition of LE. When OE is LOW, the contents  
of the 8 latches are available at the outputs. When OE is HIGH, the outputs go to the high-  
impedance OFF-state. Operation of the OE input does not affect the state of the latches.  
The 74HC373-Q100; 74HCT373-Q100 is functionally identical to:  
• 74HC573-Q100; 74HCT573-Q100: but different pin arrangement  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Input levels:  
For 74HC373-Q100: CMOS level  
For 74HCT373-Q100: TTL level  
3-state non-inverting outputs for bus-oriented applications  
Common 3-state output enable input  
Functionally identical to the 74HC573-Q100; 74HCT573-Q100  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
Multiple package options  
1234567...24

中文翻译

下载PDF

与74HCT373-Q100相关器件

型号 品牌 获取价格 描述 数据表
74HCT373U NXP

获取价格

 		IC HCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, UUC, DIE, Bus Driver/Transceiver
74HCT374 NXP

获取价格

 		Octal D-type flip-flop; positive edge-trigger; 3-state
74HCT374D NXP

获取价格

 		Octal D-type flip-flop; positive edge-trigger; 3-state
74HCT374D NEXPERIA

获取价格

 		Octal D-type flip-flop; positive edge-trigger; 3-stateProduction
74HCT374D,653 NXP

获取价格

 		74HC(T)374 - Octal D-type flip-flop; positive edge-trigger; 3-state SOP 20-Pin
74HCT374D/T3 NXP

获取价格

 		IC HCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, PLASTIC, SOP-20, Bus Driver/Transceiver
74HCT374DB NXP

获取价格

 		Octal D-type flip-flop; positive edge-trigger; 3-state
74HCT374DB,118 NXP

获取价格

 		74HC(T)374 - Octal D-type flip-flop; positive edge-trigger; 3-state SSOP2 20-Pin
74HCT374D-T ETC

获取价格

 		Octal D-Type Flip-Flop
74HCT374N NXP

获取价格

 		Octal D-type flip-flop; positive edge-trigger; 3-state

与74HCT373-Q100相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证