5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 计数器> 74HCT193DB
74HCT193DB PDF预览

74HCT193DB

更新时间： 2024-11-04 06:31:55
品牌 Logo 应用领域
恩智浦 - NXP 计数器触发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
29页 151K
描述
Presettable synchronous 4-bit binary up/down counter

阅读下载

中文翻译

获取价格

74HCT193DB 技术参数

是否无铅：不含铅是否Rohs认证：符合
生命周期：Transferred零件包装代码：SOIC
包装说明：SOT-338-1, SSOP-16针数：16
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.31Is Samacsys：N
其他特性：TCO UP AND TCO DOWN OUTPUTS; SEPARATE UP/DOWN CLOCK计数方向：BIDIRECTIONAL
系列：HCTJESD-30 代码：R-PDSO-G16
JESD-609代码：e4长度：6.2 mm
负载电容（CL）：50 pF负载/预设输入：YES
逻辑集成电路类型：BINARY COUNTER最大频率@ Nom-Sup：24000000 Hz
最大I（ol）：0.004 A工作模式：SYNCHRONOUS
湿度敏感等级：1位数：4
功能数量：1端子数量：16
最高工作温度：125 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：SSOP
封装等效代码：SSOP16,.3封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, SHRINK PITCH峰值回流温度（摄氏度）：260
电源：5 V传播延迟（tpd）：65 ns
认证状态：Not Qualified座面最大高度：2 mm
子类别：Counters最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：4.5 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：AUTOMOTIVE端子面层：NICKEL PALLADIUM GOLD
端子形式：GULL WING端子节距：0.65 mm
端子位置：DUAL处于峰值回流温度下的最长时间：30
触发器类型：POSITIVE EDGE宽度：5.3 mm
最小 fmax：13 MHzBase Number Matches：1

74HCT193DB 数据手册

 浏览型号74HCT193DB的Datasheet PDF文件第2页浏览型号74HCT193DB的Datasheet PDF文件第3页浏览型号74HCT193DB的Datasheet PDF文件第4页浏览型号74HCT193DB的Datasheet PDF文件第5页浏览型号74HCT193DB的Datasheet PDF文件第6页浏览型号74HCT193DB的Datasheet PDF文件第7页 
74HC193; 74HCT193  
Presettable synchronous 4-bit binary up/down counter  
Rev. 03 — 23 May 2007  
Product data sheet  
1. General description  
The 74HC193 and 74HCT193 are high-speed Si-gate CMOS devices and are pin  
compatible with Low power Schottky TTL (LSTTL). They are specified in compliance with  
JEDEC standard no. 7A.  
The 74HC193 and 74HCT193 are 4-bit synchronous binary up/down counters. Separate  
up/down clocks, CPU and CPD respectively, simplify operation. The outputs change state  
synchronously with the LOW-to-HIGH transition of either clock input. If the CPU clock is  
pulsed while CPD is held HIGH, the device will count up. If the CPD clock is pulsed while  
CPU is held HIGH, the device will count down. Only one clock input can be held HIGH at  
any time, or erroneous operation will result. The device can be cleared at any time by the  
asynchronous master reset input (MR); it may also be loaded in parallel by activating the  
asynchronous parallel load input (PL).  
The 74HC193 and 74HCT193 each contain four master-slave JK flip-flops with the  
necessary steering logic to provide the asynchronous reset, load, and synchronous count  
up and count down functions.  
Each flip-flop contains JK feedback from slave to master, such that a LOW-to-HIGH  
transition on the CPD input will decrease the count by one, while a similar transition on the  
CPU input will advance the count by one.  
One clock should be held HIGH while counting with the other, otherwise the circuit will  
either count by twos or not at all, depending on the state of the first flip-flop, which cannot  
toggle as long as either clock input is LOW. Applications requiring reversible operation  
must make the reversing decision while the activating clock is HIGH to avoid erroneous  
counts.  
The terminal count up (TCU) and terminal count down (TCD) outputs are normally HIGH.  
When the circuit has reached the maximum count state of 15, the next HIGH-to-LOW  
transition of CPU will cause TCU to go LOW.  
TCU will stay LOW until CPU goes HIGH again, duplicating the count up clock.  
Likewise, the TCD output will go LOW when the circuit is in the zero state and the  
CPD goes LOW. The terminal count outputs can be used as the clock input signals to the  
next higher order circuit in a multistage counter, since they duplicate the clock waveforms.  
Multistage counters will not be fully synchronous, since there is a slight delay time  
difference added for each stage that is added.  
The counter may be preset by the asynchronous parallel load capability of the circuit.  
Information present on the parallel data inputs (D0 to D3) is loaded into the counter and  
appears on the outputs (Q0 to Q3) regardless of the conditions of the clock inputs when  
the parallel load (PL) input is LOW. A HIGH level on the master reset (MR) input will  
disable the parallel load gates, override both clock inputs and set all outputs (Q0 to  
1234567...29

中文翻译

下载PDF

74HCT193DB 替代型号

型号 品牌 替代类型 描述 数据表
74HCT193DB-T NXP

功能相似

 IC HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDSO16, SOT

与74HCT193DB相关器件

型号 品牌 获取价格 描述 数据表
74HCT193DB,118 NXP

获取价格

 		74HC(T)193 - Presettable synchronous 4-bit binary up, down counter SSOP1 16-Pin
74HCT193DB-Q100 NEXPERIA

获取价格

 		Presettable synchronous 4-bit binary up/down counter
74HCT193DB-T NXP

获取价格

 		IC HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDSO16, SOT
74HCT193D-Q100 NEXPERIA

获取价格

 		Presettable synchronous 4-bit binary up/down counter
74HCT193D-T NXP

获取价格

 		IC HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDSO16, SOT
74HCT193N NXP

获取价格

 		Presettable synchronous 4-bit binary up/down counter
74HCT193N-B PHILIPS

获取价格

 		Binary Counter, Synchronous, Bidirectional, CMOS, PDIP16
74HCT193PW NXP

获取价格

 		Presettable synchronous 4-bit binary up/down counter
74HCT193PW NEXPERIA

获取价格

 		Presettable synchronous 4-bit binary up/down counterProduction
74HCT193PW,112 NXP

获取价格

 		74HC(T)193 - Presettable synchronous 4-bit binary up, down counter TSSOP 16-Pin

与74HCT193DB相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证