5秒后页面跳转
74HCT193PW-T PDF预览

74HCT193PW-T

更新时间: 2024-11-13 21:22:15
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
30页 179K
描述
IC HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDSO16, Counter

74HCT193PW-T 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:TransferredReach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.09
其他特性:TCO UP AND TCO DOWN OUTPUTS; SEPARATE UP/DOWN CLOCK计数方向:BIDIRECTIONAL
系列:HCTJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:5 mm
负载电容(CL):50 pF负载/预设输入:YES
逻辑集成电路类型:BINARY COUNTER工作模式:SYNCHRONOUS
湿度敏感等级:1位数:4
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):240传播延迟(tpd):65 ns
认证状态:Not Qualified座面最大高度:1.1 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30触发器类型:POSITIVE EDGE
宽度:4.4 mm最小 fmax:13 MHz
Base Number Matches:1

74HCT193PW-T 数据手册

 浏览型号74HCT193PW-T的Datasheet PDF文件第2页浏览型号74HCT193PW-T的Datasheet PDF文件第3页浏览型号74HCT193PW-T的Datasheet PDF文件第4页浏览型号74HCT193PW-T的Datasheet PDF文件第5页浏览型号74HCT193PW-T的Datasheet PDF文件第6页浏览型号74HCT193PW-T的Datasheet PDF文件第7页 
74HC193; 74HCT193  
Presettable synchronous 4-bit binary up/down counter  
Rev. 4 — 24 June 2013  
Product data sheet  
1. General description  
The 74HC193; 74HCT193 is a 4-bit synchronous binary up/down counter. Separate  
up/down clocks, CPU and CPD respectively, simplify operation. The outputs change state  
synchronously with the LOW-to-HIGH transition of either clock input. If the CPU clock is  
pulsed while CPD is held HIGH, the device will count up. If the CPD clock is pulsed while  
CPU is held HIGH, the device will count down. Only one clock input can be held HIGH at  
any time to guarantee predictable behaviour. The device can be cleared at any time by the  
asynchronous master reset input (MR); it may also be loaded in parallel by activating the  
asynchronous parallel load input (PL). The terminal count up (TCU) and terminal count  
down (TCD) outputs are normally HIGH. When the circuit has reached the maximum  
count state of 15, the next HIGH-to-LOW transition of CPU will cause TCU to go LOW.  
TCU will stay LOW until CPU goes HIGH again, duplicating the count up clock. Likewise,  
the TCD output will go LOW when the circuit is in the zero state and the CPD goes LOW.  
The terminal count outputs can be used as the clock input signals to the next higher order  
circuit in a multistage counter, since they duplicate the clock waveforms. Multistage  
counters will not be fully synchronous, since there is a slight delay time difference added  
for each stage that is added. The counter may be preset by the asynchronous parallel  
load capability of the circuit. Information present on the parallel data inputs (D0 to D3) is  
loaded into the counter and appears on the outputs (Q0 to Q3) regardless of the  
conditions of the clock inputs when the parallel load (PL) input is LOW. A HIGH level on  
the master reset (MR) input will disable the parallel load gates, override both clock inputs  
and set all outputs (Q0 to Q3) LOW. If one of the clock inputs is LOW during and after a  
reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted  
as a legitimate signal and will be counted. Inputs include clamp diodes. This enables the  
use of current limiting resistors to interface inputs to voltages in excess of VCC  
.
2. Features and benefits  
Input levels:  
For 74HC193: CMOS level  
For 74HCT193: TTL level  
Synchronous reversible 4-bit binary counting  
Asynchronous parallel load  
Asynchronous reset  
Expandable without external logic  
Complies with JEDEC standard no. 7A  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V.  

与74HCT193PW-T相关器件

型号 品牌 获取价格 描述 数据表
74HCT194 NXP

获取价格

4-bit bidirectional universal shift register
74HCT194D NXP

获取价格

4-bit bidirectional universal shift register
74HCT194D,653 NXP

获取价格

74HC(T)194 - 4-bit bidirectional universal shift register SOP 16-Pin
74HCT194DB NXP

获取价格

IC HCT SERIES, 4-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, P
74HCT194DB-T NXP

获取价格

暂无描述
74HCT194D-T NXP

获取价格

暂无描述
74HCT194N NXP

获取价格

4-bit bidirectional universal shift gister
74HCT194N,652 NXP

获取价格

74HC(T)194 - 4-bit bidirectional universal shift register DIP 16-Pin
74HCT194NB NXP

获取价格

暂无描述
74HCT194PW NXP

获取价格

暂无描述