5秒后页面跳转
74HC75DB,118 PDF预览

74HC75DB,118

更新时间: 2024-11-23 14:40:15
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
20页 95K
描述
74HC75 - Quad bistable transparent latch SSOP1 16-Pin

74HC75DB,118 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:SSOP1包装说明:SSOP,
针数:16Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.16
系列:HC/UHJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:6.2 mm
负载电容(CL):50 pF逻辑集成电路类型:D LATCH
湿度敏感等级:1位数:2
功能数量:2端子数量:16
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH峰值回流温度(摄氏度):260
传播延迟(tpd):190 ns认证状态:Not Qualified
座面最大高度:2 mm最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:NICKEL PALLADIUM GOLD
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
触发器类型:HIGH LEVEL宽度:5.3 mm
最小 fmax:60 MHzBase Number Matches:1

74HC75DB,118 数据手册

 浏览型号74HC75DB,118的Datasheet PDF文件第2页浏览型号74HC75DB,118的Datasheet PDF文件第3页浏览型号74HC75DB,118的Datasheet PDF文件第4页浏览型号74HC75DB,118的Datasheet PDF文件第5页浏览型号74HC75DB,118的Datasheet PDF文件第6页浏览型号74HC75DB,118的Datasheet PDF文件第7页 
74HC75  
Quad bistable transparant latch  
Rev. 03 — 12 November 2004  
Product data sheet  
1. General description  
The 74HC75 is a high-speed Si-gate CMOS device and is pin compatible with low power  
Schottky TTL (LSTTL). The 74HC75 is specified in compliance with JEDEC  
standard no. 7A.  
The 74HC75 has four bistable latches. The two latches are simultaneously controlled by  
one of two active HIGH enable inputs (LE12 and LE34). When LEnn is HIGH, the data  
enters the latches and appears at the nQ outputs. The nQ outputs follow the data inputs  
(nD) as long as LEnn is HIGH (transparent). The data on the nD inputs one set-up time  
prior to the HIGH-to-LOW transition of the LEnn will be stored in the latches. The latched  
outputs remain stable as long as the LEnn is LOW.  
2. Features  
Complementary Q and Q outputs  
VCC and GND on the center pins  
Low-power dissipation  
Complies with JEDEC standard no. 7A  
ESD protection:  
HBM EIA/JESD22-A114-B exceeds 2000 V  
MM EIA/JESD22-A115-A exceeds 200 V.  
Multiple package options  
Specified from 40 °C to +80 °C and from 40 °C to +125 °C.  
 
 

与74HC75DB,118相关器件

型号 品牌 获取价格 描述 数据表
74HC75D-Q100 NEXPERIA

获取价格

Quad bistable transparent latchProduction
74HC75D-T ETC

获取价格

2-Bit D-Type Latch
74HC75N NXP

获取价格

Quad bistable transparant latch
74HC75N,652 NXP

获取价格

74HC75 - Quad bistable transparent latch DIP 16-Pin
74HC75NB NXP

获取价格

HC/UH SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, PDIP16
74HC75PW NXP

获取价格

Quad bistable transparant latch
74HC75PW NEXPERIA

获取价格

Quad bistable transparant latchProduction
74HC76D ROCHESTER

获取价格

J-K Flip-Flop
74HC76N ROCHESTER

获取价格

J-K Flip-Flop
74HC7731 NXP

获取价格

Quad 64-bit static shift register