5秒后页面跳转
74HC75PW PDF预览

74HC75PW

更新时间: 2024-02-06 05:07:17
品牌 Logo 应用领域
恩智浦 - NXP 逻辑集成电路光电二极管
页数 文件大小 规格书
20页 87K
描述
Quad bistable transparant latch

74HC75PW 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否Rohs认证: 符合
生命周期:Transferred零件包装代码:TSSOP
包装说明:4.40 MM, PLASTIC, MO-153, SOT-403-1, TSSOP-16针数:16
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.09系列:HC/UH
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:5 mm负载电容(CL):50 pF
逻辑集成电路类型:D LATCH湿度敏感等级:1
位数:2功能数量:2
端子数量:16最高工作温度:125 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260传播延迟(tpd):190 ns
认证状态:Not Qualified座面最大高度:1.1 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30触发器类型:HIGH LEVEL
宽度:4.4 mm最小 fmax:60 MHz
Base Number Matches:1

74HC75PW 数据手册

 浏览型号74HC75PW的Datasheet PDF文件第2页浏览型号74HC75PW的Datasheet PDF文件第3页浏览型号74HC75PW的Datasheet PDF文件第4页浏览型号74HC75PW的Datasheet PDF文件第5页浏览型号74HC75PW的Datasheet PDF文件第6页浏览型号74HC75PW的Datasheet PDF文件第7页 
74HC75  
Quad bistable transparant latch  
Rev. 03 — 12 November 2004  
Product data sheet  
1. General description  
The 74HC75 is a high-speed Si-gate CMOS device and is pin compatible with low power  
Schottky TTL (LSTTL). The 74HC75 is specified in compliance with JEDEC  
standard no. 7A.  
The 74HC75 has four bistable latches. The two latches are simultaneously controlled by  
one of two active HIGH enable inputs (LE12 and LE34). When LEnn is HIGH, the data  
enters the latches and appears at the nQ outputs. The nQ outputs follow the data inputs  
(nD) as long as LEnn is HIGH (transparent). The data on the nD inputs one set-up time  
prior to the HIGH-to-LOW transition of the LEnn will be stored in the latches. The latched  
outputs remain stable as long as the LEnn is LOW.  
2. Features  
Complementary Q and Q outputs  
VCC and GND on the center pins  
Low-power dissipation  
Complies with JEDEC standard no. 7A  
ESD protection:  
HBM EIA/JESD22-A114-B exceeds 2000 V  
MM EIA/JESD22-A115-A exceeds 200 V.  
Multiple package options  
Specified from 40 °C to +80 °C and from 40 °C to +125 °C.  

74HC75PW 替代型号

型号 品牌 替代类型 描述 数据表
CD74HC75PW TI

功能相似

Dual 2-Bit Bistable Transparent Latch

与74HC75PW相关器件

型号 品牌 获取价格 描述 数据表
74HC76D ROCHESTER

获取价格

J-K Flip-Flop
74HC76N ROCHESTER

获取价格

J-K Flip-Flop
74HC7731 NXP

获取价格

Quad 64-bit static shift register
74HC7731D NXP

获取价格

Quad 64-bit static shift register
74HC7731D,112 NXP

获取价格

74HC(T)7731 - Quad 64-bit static shift register SOP 16-Pin
74HC7731D-T ETC

获取价格

Shift Register, Quad
74HC7731N NXP

获取价格

Quad 64-bit static shift register
74HC7731N,112 NXP

获取价格

74HC(T)7731 - Quad 64-bit static shift register DIP 16-Pin
74HC7731PW NXP

获取价格

IC HC/UH SERIES, 64-BIT RIGHT SERIAL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16, Sh
74HC7731PW-T NXP

获取价格

IC HC/UH SERIES, 64-BIT RIGHT SERIAL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16, Sh