5秒后页面跳转
74HC237DB,118 PDF预览

74HC237DB,118

更新时间: 2024-11-28 20:59:19
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
17页 223K
描述
74HC237 - 3-to-8 line decoder, demultiplexer with address latches SSOP1 16-Pin

74HC237DB,118 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:SSOP1包装说明:SSOP, SSOP16,.3
针数:16Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.3
其他特性:ADDRESS LATCHES系列:HC/UH
输入调节:LATCHEDJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:6.2 mm
负载电容(CL):50 pF逻辑集成电路类型:OTHER DECODER/DRIVER
最大I(ol):0.004 A湿度敏感等级:1
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装等效代码:SSOP16,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:2/6 VProp。Delay @ Nom-Sup:48 ns
传播延迟(tpd):285 ns认证状态:Not Qualified
座面最大高度:2 mm子类别:Decoder/Drivers
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:5.3 mm
Base Number Matches:1

74HC237DB,118 数据手册

 浏览型号74HC237DB,118的Datasheet PDF文件第2页浏览型号74HC237DB,118的Datasheet PDF文件第3页浏览型号74HC237DB,118的Datasheet PDF文件第4页浏览型号74HC237DB,118的Datasheet PDF文件第5页浏览型号74HC237DB,118的Datasheet PDF文件第6页浏览型号74HC237DB,118的Datasheet PDF文件第7页 
74HC237  
3-to-8 line decoder, demultiplexer with address latches  
Rev. 6 — 23 August 2012  
Product data sheet  
1. General description  
The 74HC237 is a high-speed Si-gate CMOS device and is pin compatible with low-power  
Schottky TTL (LSTTL). The 74HC237 is specified in compliance with JEDEC  
standard no. 7A.  
The 74HC237 is a 3-to-8 line decoder, demultiplexer with latches at the three address  
inputs (An). The 74HC237 essentially combines the 3-to-8 decoder function with a 3-bit  
storage latch. When the latch is enabled (LE = LOW), the 74HC237 acts as a 3-to-8 active  
LOW decoder. When the latch enable (LE) goes from LOW-to-HIGH, the last data present  
at the inputs before this transition, is stored in the latches. Further address changes are  
ignored as long as LE remains HIGH. The output enable input (E1 and E2) controls the  
state of the outputs independent of the address inputs or latch operation. All outputs are  
HIGH unless E1 is LOW and E2 is HIGH. The 74HC237 is ideally suited for implementing  
non-overlapping decoders in 3-state systems and strobed (stored address) applications in  
bus-oriented systems.  
2. Features and benefits  
Combines 3-to-8 decoder with 3-bit latch  
Multiple input enable for easy expansion or independent controls  
Active HIGH mutually exclusive outputs  
Low-power dissipation  
ESD protection:  
HBM JESD22-A114F exceeds 2 000 V  
MM JESD22-A115-A exceeds 200 V  
Multiple package options  
Specified from 40 C to +85 C and from 40 C to +125 C  
3. Ordering information  
Table 1.  
Type number Package  
Temperature range Name  
Ordering information  
Description  
Version  
74HC237N  
74HC237D  
40 C to +125 C  
DIP16  
SO16  
plastic dual in-line package; 16 leads (300 mil)  
SOT38-4  
SOT109-1  
40 C to +125 C  
plastic small outline package; 16 leads; body width  
3.9 mm  
74HC237DB  
40 C to +125 C  
SSOP16  
plastic shrink small outline package; 16 leads;  
body width 5.3 mm  
SOT338-1  
 
 
 

与74HC237DB,118相关器件

型号 品牌 获取价格 描述 数据表
74HC237D-Q100 NEXPERIA

获取价格

3-to-8 line decoder, demultiplexer with address latches
74HC237D-T ETC

获取价格

3-To-8-Line Demultiplexer
74HC237N NXP

获取价格

3-to-8 line decoder, demultiplexer with address latches
74HC237NB NXP

获取价格

HC/UH SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, PDIP16
74HC237PW NEXPERIA

获取价格

3-to-8 line decoder, demultiplexer with address latchesProduction
74HC237-Q100 NEXPERIA

获取价格

3-to-8 line decoder, demultiplexer with address latches
74HC238 NXP

获取价格

3-to-8 line decoder/demultiplexer
74HC238 HGSEMI

获取价格

74系列
74HC238BQ NXP

获取价格

3-to-8 line decoder/demultiplexer
74HC238BQ NEXPERIA

获取价格

3-to-8 line decoder/demultiplexerProduction