5秒后页面跳转
74HC237D PDF预览

74HC237D

更新时间: 2024-11-27 22:45:59
品牌 Logo 应用领域
恩智浦 - NXP 解码器驱动器解复用器锁存器逻辑集成电路光电二极管双倍数据速率
页数 文件大小 规格书
19页 102K
描述
3-to-8 line decoder, demultiplexer with address latches

74HC237D 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:SOIC
包装说明:SOP, SOP16,.25针数:16
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.08
其他特性:ADDRESS LATCHES系列:HC/UH
输入调节:LATCHEDJESD-30 代码:R-PDSO-G16
长度:9.9 mm负载电容(CL):50 pF
逻辑集成电路类型:OTHER DECODER/DRIVER最大I(ol):0.004 A
湿度敏感等级:1功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-40 °C输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
电源:2/6 VProp。Delay @ Nom-Sup:48 ns
传播延迟(tpd):285 ns认证状态:Not Qualified
座面最大高度:1.75 mm子类别:Decoder/Drivers
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:NICKEL/PALLADIUM/GOLD (NI/PD/AU)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:3.9 mm
Base Number Matches:1

74HC237D 数据手册

 浏览型号74HC237D的Datasheet PDF文件第2页浏览型号74HC237D的Datasheet PDF文件第3页浏览型号74HC237D的Datasheet PDF文件第4页浏览型号74HC237D的Datasheet PDF文件第5页浏览型号74HC237D的Datasheet PDF文件第6页浏览型号74HC237D的Datasheet PDF文件第7页 
74HC237  
3-to-8 line decoder, demultiplexer with address latches  
Rev. 03 — 12 November 2004  
Product data sheet  
1. General description  
The 74HC237 is a high-speed Si-gate CMOS device and is pin compatible with low power  
Schottky TTL (LSTTL). The 74HC237 is specified in compliance with JEDEC  
standard no. 7A.  
The 74HC237 is a 3-to-8 line decoder, demultiplexer with latches at the three address  
inputs (An). The 74HC237 essentially combines the 3-to-8 decoder function with a 3-bit  
storage latch. When the latch is enabled (LE = LOW), the 74HC237 acts as a 3-to-8 active  
LOW decoder. When the latch enable (LE) goes from LOW-to-HIGH, the last data present  
at the inputs before this transition, is stored in the latches. Further address changes are  
ignored as long as LE remains HIGH.  
The output enable input (E1 and E2) controls the state of the outputs independent of the  
address inputs or latch operation. All outputs are HIGH unless E1 is LOW and E2 is HIGH.  
The 74HC237 is ideally suited for implementing non-overlapping decoders in 3-state  
systems and strobed (stored address) applications in bus oriented systems.  
2. Features  
Combines 3-to-8 decoder with 3-bit latch  
Multiple input enable for easy expansion or independent controls  
Active HIGH mutually exclusive outputs  
Low-power dissipation  
Complies with JEDEC standard no. 7A  
ESD protection:  
HBM EIA/JESD22-A114-B exceeds 2000 V  
MM EIA/JESD22-A115-A exceeds 200 V.  
Multiple package options  
Specified from 40 °C to +80 °C and from 40 °C to +125 °C.  

74HC237D 替代型号

型号 品牌 替代类型 描述 数据表
MM74HC138MX ONSEMI

功能相似

3-8 线路解码器
CD74HC237M96 TI

功能相似

High-Speed CMOS Logic, 3- to 8-Line Decoder/Demultiplexer with Address Latches
CD74HC237M TI

功能相似

High Speed CMOS Logic, 3-to-8 Line Decoder Demultiplexer with Address Latches

与74HC237D相关器件

型号 品牌 获取价格 描述 数据表
74HC237DB NXP

获取价格

3-to-8 line decoder, demultiplexer with address latches
74HC237DB,112 NXP

获取价格

74HC237 - 3-to-8 line decoder, demultiplexer with address latches SSOP1 16-Pin
74HC237DB,118 NXP

获取价格

74HC237 - 3-to-8 line decoder, demultiplexer with address latches SSOP1 16-Pin
74HC237D-Q100 NEXPERIA

获取价格

3-to-8 line decoder, demultiplexer with address latches
74HC237D-T ETC

获取价格

3-To-8-Line Demultiplexer
74HC237N NXP

获取价格

3-to-8 line decoder, demultiplexer with address latches
74HC237NB NXP

获取价格

HC/UH SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, PDIP16
74HC237PW NEXPERIA

获取价格

3-to-8 line decoder, demultiplexer with address latchesProduction
74HC237-Q100 NEXPERIA

获取价格

3-to-8 line decoder, demultiplexer with address latches
74HC238 NXP

获取价格

3-to-8 line decoder/demultiplexer