5秒后页面跳转
74HC237D PDF预览

74HC237D

更新时间: 2024-11-29 11:13:11
品牌 Logo 应用领域
安世 - NEXPERIA 驱动双倍数据速率光电二极管逻辑集成电路
页数 文件大小 规格书
16页 271K
描述
3-to-8 line decoder, demultiplexer with address latchesProduction

74HC237D 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:SOP,Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.61其他特性:ADDRESS LATCHES
系列:HC/UH输入调节:LATCHED
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:9.9 mm逻辑集成电路类型:OTHER DECODER/DRIVER
湿度敏感等级:1功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-40 °C输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260传播延迟(tpd):285 ns
座面最大高度:1.75 mm最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:3.9 mmBase Number Matches:1

74HC237D 数据手册

 浏览型号74HC237D的Datasheet PDF文件第2页浏览型号74HC237D的Datasheet PDF文件第3页浏览型号74HC237D的Datasheet PDF文件第4页浏览型号74HC237D的Datasheet PDF文件第5页浏览型号74HC237D的Datasheet PDF文件第6页浏览型号74HC237D的Datasheet PDF文件第7页 
74HC237  
3-to-8 line decoder, demultiplexer with address latches  
Rev. 8 — 26 October 2021  
Product data sheet  
1. General description  
The 74HC237 is a 3-to-8 line decoder, demultiplexer with latches at the three address inputs (An).  
The 74HC237 essentially combines the 3-to-8 decoder function with a 3-bit storage latch. When  
the latch is enabled (LE = LOW), the 74HC237 acts as a 3-to-8 active LOW decoder. When the  
latch enable (LE) goes from LOW-to-HIGH, the last data present at the inputs before this transition,  
is stored in the latches. Further address changes are ignored as long as LE remains HIGH. The  
output enable input (E1 and E2) controls the state of the outputs independent of the address inputs  
or latch operation. All outputs are HIGH unless E1 is LOW and E2 is HIGH. The 74HC237 is ideally  
suited for implementing non-overlapping decoders in 3-state systems and strobes (stored address)  
applications in bus-oriented systems.  
2. Features and benefits  
Combines 3-to-8 decoder with 3-bit latch  
Multiple input enable for easy expansion or independent controls  
Active HIGH mutually exclusive outputs  
Wide supply voltage range from 2.0 V to 6.0 V  
CMOS low power dissipation  
High noise immunity  
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B  
Complies with JEDEC standards:  
JESD8C (2.7 V to 3.6 V)  
JESD7A (2.0 V to 6.0 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Multiple package options  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
3. Ordering information  
Table 1. Ordering information  
Type number Package  
Temperature range Name  
Description  
Version  
74HC237D  
-40 °C to +125 °C  
SO16  
plastic small outline package; 16 leads;  
body width 3.9 mm  
SOT109-1  
74HC237DB -40 °C to +125 °C  
74HC237PW -40 °C to +125 °C  
SSOP16  
TSSOP16  
plastic shrink small outline package; 16 leads;  
body width 5.3 mm  
SOT338-1  
SOT403-1  
plastic thin shrink small outline package; 16 leads;  
body width 4.4 mm  
 
 
 

与74HC237D相关器件

型号 品牌 获取价格 描述 数据表
74HC237DB NXP

获取价格

3-to-8 line decoder, demultiplexer with address latches
74HC237DB,112 NXP

获取价格

74HC237 - 3-to-8 line decoder, demultiplexer with address latches SSOP1 16-Pin
74HC237DB,118 NXP

获取价格

74HC237 - 3-to-8 line decoder, demultiplexer with address latches SSOP1 16-Pin
74HC237D-Q100 NEXPERIA

获取价格

3-to-8 line decoder, demultiplexer with address latches
74HC237D-T ETC

获取价格

3-To-8-Line Demultiplexer
74HC237N NXP

获取价格

3-to-8 line decoder, demultiplexer with address latches
74HC237NB NXP

获取价格

HC/UH SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, PDIP16
74HC237PW NEXPERIA

获取价格

3-to-8 line decoder, demultiplexer with address latchesProduction
74HC237-Q100 NEXPERIA

获取价格

3-to-8 line decoder, demultiplexer with address latches
74HC238 NXP

获取价格

3-to-8 line decoder/demultiplexer