5秒后页面跳转
捷配首页

Datasheet > 74FCT162543TPVCTG4
74FCT162543TPVCTG4 PDF预览

74FCT162543TPVCTG4

更新时间： 2024-10-28 19:49:51
品牌 Logo 应用领域
德州仪器 - TI 光电二极管逻辑集成电路
页数 文件大小 规格书
21页 714K
描述
16-Bit Registered Transceivers with 3-State Outputs 56-SSOP -40 to 85

阅读下载

中文翻译

获取价格

74FCT162543TPVCTG4 技术参数

是否Rohs认证： 符合生命周期：Obsolete
零件包装代码：SSOP包装说明：SSOP, SSOP56,.4
针数：56Reach Compliance Code：compliant
HTS代码：8542.39.00.01风险等级：5.69
控制类型：INDEPENDENT CONTROL计数方向：BIDIRECTIONAL
系列：FCTJESD-30 代码：R-PDSO-G56
JESD-609代码：e4长度：18.415 mm
逻辑集成电路类型：REGISTERED BUS TRANSCEIVER最大I（ol）：0.024 A
湿度敏感等级：1位数：8
功能数量：2端口数量：2
端子数量：56最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE WITH SERIES RESISTOR
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：SSOP封装等效代码：SSOP56,.4
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, SHRINK PITCH
包装方法：TAPE AND REEL峰值回流温度（摄氏度）：260
电源：5 VProp。Delay @ Nom-Sup：8.5 ns
传播延迟（tpd）：12.5 ns认证状态：Not Qualified
座面最大高度：2.79 mm子类别：Bus Driver/Transceivers
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：0.635 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED翻译：N/A
宽度：7.49 mmBase Number Matches：1

74FCT162543TPVCTG4 数据手册

 浏览型号74FCT162543TPVCTG4的Datasheet PDF文件第2页浏览型号74FCT162543TPVCTG4的Datasheet PDF文件第3页浏览型号74FCT162543TPVCTG4的Datasheet PDF文件第4页浏览型号74FCT162543TPVCTG4的Datasheet PDF文件第5页浏览型号74FCT162543TPVCTG4的Datasheet PDF文件第6页浏览型号74FCT162543TPVCTG4的Datasheet PDF文件第7页 
Data sheet acquired from Cypress Semiconductor Corporation.  
Data sheet modified to remove devices not offered.  
CY74FCT16543T  
CY74FCT162543T  
CY74FCT162H543T  
SCCS059B - August 1994 - Revised September 2001  
16-Bit Latched Transceivers  
Features  
Functional Description  
• Ioff supports partial-power-down mode operation  
• Edge-rate control circuitry for significantly improved  
noise characteristics  
• Typical output skew < 250 ps  
• ESD > 2000V  
• TSSOP (19.6-mil pitch) and SSOP (25-mil pitch)  
packages  
The CY74FCT16543T and CY74FCT162543T are 16-bit,  
high-speed, low power latched transceivers that are organized as two  
independent 8-bit D-type latched transceivers containing two sets of  
eight D-type latches with separate Latch Enable (LEAB, LEAB) and  
Output Enable (OEAB, OEAB) controls for each set to permit  
independent control of inputting and outputting in either direction of  
data flow. For data flow from A to B, for example, the A-to-B input  
Enable (CEAB) must be LOW in order to enter data from A or to take  
data from B as indicated in the truth table. With CAEB LOW, a LOW  
signal on the A-to-B Latch Enable (LEAB) makes the A-to-B latches  
transparent; a subsequent LOW-to-HIGH transition of the LEAB  
signal puts the A latches in the storage mode and their outputs no  
longer change with the A inputs. With CEAB and OEAB both LOW,  
the three-state B output buffers are active and reflect the data present  
at the output of the A latches. Control of data from B to A is similar,  
but uses CEAB, LEAB, and OEAB inputs flow-through pinout and  
small shrink packaging and in simplifying board design.  
• Industrial temperature range of −40˚C to +85˚C  
• VCC = 5V ± 10%  
CY74FCT16543T Features:  
• 64 mA sink current, 32 mA source current  
• Typical VOLP (ground bounce) <1.0V at VCC = 5V,  
TA = 25˚C  
CY74FCT162543T Features:  
• Balanced 24 mA output drivers  
• Reduced system switching noise  
• Typical VOLP (ground bounce) <0.6V at VCC = 5V,  
TA= 25˚C  
This device is fully specified for partial-power-down  
applications using Ioff. The Ioff circuitry disables the outputs,  
preventing damaging current backflow through the device  
when it is powered down.  
The CY74FCT16543T is ideally suited for driving  
high-capacitance loads and low-impedance backplanes.  
CY74FCT162H543T Features:  
• Bus hold retains last active state  
The CY74FCT162543T has 24-mA balanced output drivers  
with current limiting resistors in the outputs. This reduces the  
need for external terminating resistors and provides for  
minimal undershoot and reduced ground bounce. The  
CY74FCT162543T is ideal for driving transmission lines.  
• Eliminates the need for external pull-up or pull-down  
resistors  
The CY74FCT162H543T is a 24-mA balanced output part that  
has “bus hold” on the data inputs. The device retains the  
input’s last state whenever the input goes to high impedance.  
This eliminates the need for pull-up/down resistors and  
prevents floating inputs.  
Copyright © 2001, Texas Instruments Incorporated  
1234567...21

中文翻译

下载PDF

与74FCT162543TPVCTG4相关器件

型号 品牌 获取价格 描述 数据表
74FCT162646ATPACT TI

获取价格

 		16-Bit Registered Transceivers
74FCT162646ATPVCG4 TI

获取价格

 		16-Bit Registered Transceivers
74FCT162646ATPVCT TI

获取价格

 		16-Bit Registered Transceivers
74FCT162646CTPACT TI

获取价格

 		16-Bit Registered Transceivers
74FCT162646CTPVCG4 TI

获取价格

 		16-Bit Registered Transceivers
74FCT162646CTPVCT TI

获取价格

 		16-Bit Registered Transceivers
74FCT162646ETPACT TI

获取价格

 		16-Bit Registered Transceivers
74FCT162646ETPVCT TI

获取价格

 		16-Bit Registered Transceivers
74FCT162652ATPVCG4 TI

获取价格

 		16-Bit Registered Transceivers
74FCT162652ATPVCT TI

获取价格

 		16-Bit Registered Transceivers

与74FCT162543TPVCTG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证