5秒后页面跳转
74FCT162511ATPVGB PDF预览

74FCT162511ATPVGB

更新时间: 2024-11-27 07:28:31
品牌 Logo 应用领域
艾迪悌 - IDT 光电二极管
页数 文件大小 规格书
10页 107K
描述
Registered Bus Transceiver, FCT Series, 1-Func, 16-Bit, True Output, CMOS, PDSO56, GREEN, SSOP-56

74FCT162511ATPVGB 数据手册

 浏览型号74FCT162511ATPVGB的Datasheet PDF文件第2页浏览型号74FCT162511ATPVGB的Datasheet PDF文件第3页浏览型号74FCT162511ATPVGB的Datasheet PDF文件第4页浏览型号74FCT162511ATPVGB的Datasheet PDF文件第5页浏览型号74FCT162511ATPVGB的Datasheet PDF文件第6页浏览型号74FCT162511ATPVGB的Datasheet PDF文件第7页 
FAST CMOS 16-BIT  
IDT54/74FCT162511AT/CT  
REGISTERED/LATCHED  
TRANSCEIVER WITH PARITY  
FEATURES:  
DESCRIPTION:  
• 0.5 MICRON CMOS Technology  
The FCT162511T 16-bit registered/latched transceiver with parity is built  
usingadvanceddualmetalCMOStechnology. This high-speed, low-power  
transceivercombinesD-typelatchesandD-typeflip-flopstoallowdataflowin  
transparent, latched, or clocked modes. The device has a parity generator/  
checkerintheA-to-BdirectionandaparitycheckerintheB-to-Adirection. Error  
checkingisdoneatthebytelevelwithseparateparitybitsforeachbyte. Separate  
errorflagsexitsforeachdirectionwithasingleerrorflagindicatinganerrorfor  
eitherbyteintheA-to-Bdirectionandaseconderrorflagindicatinganerrorfor  
eitherbyteintheB-to-Adirection. Theparityerrorflagsareopendrainoutputs  
whichcanbetiedtogetherand/ortiedwithflagsfromotherdevicestoformasingle  
errorflagorinterrupt. The parityerrorflags are enabledbythe OExx control  
pins allowing the designer to disable the error flag during combinational  
transitions.  
Thecontrolpins LEAB,CLKAB,andOEAB controloperationintheA-to-B  
directionwhileLEBA,CLKBA,andOEBAcontroltheB-to-Adirection. GEN/  
CHKisonlyfortheselectionofA-to-Boperation. TheB-to-Adirectionisalways  
incheckingmode. TheODD/EVENselectiscommonbetweenthetwodirections.  
Except for the ODD/EVEN control, independent operation can be achieved  
betweenthetwodirectionsbyusingthecorrespondingcontrollines.  
Typical tsk(o) (Output Skew) < 250ps, clocked mode  
Low input and output leakage 1µA (max)  
• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using  
machine model (C = 200pF, R = 0)  
VCC = 5V ±10%  
• Balanced Output Drivers:  
– ±24mA(industrial)  
– ±16mA(military)  
• Series current limiting resistors  
• Generate/Check, Check/Check modes  
• Open drain parity error allows wire-OR  
Available in the following packages:  
Industrial: SSOP, TSSOP  
Military: CERPACK  
FUNCTIONALBLOCKDIAGRAM  
LEAB  
CLKAB  
Data  
OEAB  
Parity, data  
B0-15  
16  
18  
PB1,2  
Parity  
Latch/  
Register  
GEN/CHK  
Byte  
2
Parity  
PERB  
Generator/  
Checker  
A0-15  
PA1,2  
(Open Drain)  
ODD/EVEN  
LEBA  
CLKBA  
Parity, Data  
18  
Parity, data  
18  
Latch/  
Register  
OEBA  
Byte  
Parity  
Checking  
PERA  
(Open Drain)  
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.  
MILITARY AND INDUSTRIAL TEMPERATURE RANGES  
SEPTEMBER 2009  
1
© 2009 Integrated Device Technology, Inc.  
DSC-2916/4  

与74FCT162511ATPVGB相关器件

型号 品牌 获取价格 描述 数据表
74FCT162511CTE IDT

获取价格

Registered Bus Transceiver, FCT Series, 1-Func, 16-Bit, True Output, CMOS, CDFP56, CERPACK
74FCT162511CTPAG8 IDT

获取价格

TSSOP-56, Reel
74FCT162543ATPACT TI

获取价格

16-Bit Latched Transceivers
74FCT162543CTPACT TI

获取价格

16-Bit Latched Transceivers
74FCT162543CTPVCG4 TI

获取价格

16-Bit Registered Transceivers with 3-State Outputs 56-SSOP -40 to 85
74FCT162543CTPVCT TI

获取价格

16-Bit Latched Transceivers
74FCT162543ETPACT TI

获取价格

16-Bit Latched Transceivers
74FCT162543ETPVCT TI

获取价格

16-Bit Latched Transceivers
74FCT162543TPVCTG4 TI

获取价格

16-Bit Registered Transceivers with 3-State Outputs 56-SSOP -40 to 85
74FCT162646ATPACT TI

获取价格

16-Bit Registered Transceivers