5秒后页面跳转
74CBTLV3126BQ,115 PDF预览

74CBTLV3126BQ,115

更新时间: 2024-11-29 20:04:55
品牌 Logo 应用领域
恩智浦 - NXP 驱动逻辑集成电路
页数 文件大小 规格书
17页 159K
描述
74CBTLV3126 - 4-bit bus switch QFN 14-Pin

74CBTLV3126BQ,115 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否Rohs认证: 符合
生命周期:Transferred零件包装代码:QFN
包装说明:2.50 X 3 MM, 0.85 MM HEIGHT, PLASTIC, MO-241, SOT762-1, DHVQFN-14针数:14
Reach Compliance Code:compliant风险等级:5.78
Base Number Matches:1

74CBTLV3126BQ,115 数据手册

 浏览型号74CBTLV3126BQ,115的Datasheet PDF文件第2页浏览型号74CBTLV3126BQ,115的Datasheet PDF文件第3页浏览型号74CBTLV3126BQ,115的Datasheet PDF文件第4页浏览型号74CBTLV3126BQ,115的Datasheet PDF文件第5页浏览型号74CBTLV3126BQ,115的Datasheet PDF文件第6页浏览型号74CBTLV3126BQ,115的Datasheet PDF文件第7页 
74CBTLV3126  
4-bit bus switch  
Rev. 3 — 15 December 2011  
Product data sheet  
1. General description  
The 74CBTLV3126 provides a 4-bit high-speed bus switch with separate output enable  
inputs (1OE to 4OE). The low on-state resistance of the switch allows connections to be  
made with minimal propagation delay. The switch is disabled (high-impedance OFF-state)  
when the output enable (nOE) input is LOW.  
To ensure the high-impedance OFF-state during power-up or power-down, nOE should be  
tied to the GND through a pull-down resistor. The minimum value of the resistor is  
determined by the current-sinking capability of the driver.  
Schmitt trigger action at control input makes the circuit tolerant to slower input rise and fall  
times across the entire VCC range from 2.3 V to 3.6 V.  
This device is fully specified for partial power-down applications using IOFF  
.
The IOFF circuitry disables the output, preventing the damaging backflow current through  
the device when it is powered down.  
2. Features and benefits  
Supply voltage range from 2.3 V to 3.6 V  
Standard ’126’-type pinout  
High noise immunity  
Complies with JEDEC standard:  
JESD8-5 (2.3 V to 2.7 V)  
JESD8-B/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
CDM AEC-Q100-011 revision B exceeds 1000 V  
5 switch connection between two ports  
Rail to rail switching on data I/O ports  
CMOS low power consumption  
Latch-up performance exceeds 250 mA per JESD78B Class I level A  
IOFF circuitry provides partial Power-down mode operation  
Multiple package options  
Specified from 40 C to +85 C and 40 C to +125 C  
 
 

与74CBTLV3126BQ,115相关器件

型号 品牌 获取价格 描述 数据表
74CBTLV3126BQ-Q100 NXP

获取价格

CBTLV/3B SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PQCC14, 2.50 X 3 MM, 0.85 MM HEIGHT, PLAS
74CBTLV3126BQ-Q100 NEXPERIA

获取价格

4-bit bus switch
74CBTLV3126DBQRE4 TI

获取价格

LOW-VOLTAGE QUADRUPLE FET BUS SWITCH
74CBTLV3126DBQRG4 TI

获取价格

LOW-VOLTAGE QUADRUPLE FET BUS SWITCH
74CBTLV3126DGVRE4 TI

获取价格

LOW-VOLTAGE QUADRUPLE FET BUS SWITCH
74CBTLV3126DGVRG4 TI

获取价格

LOW-VOLTAGE QUADRUPLE FET BUS SWITCH
74CBTLV3126DS NEXPERIA

获取价格

4-bit bus switch
74CBTLV3126PW NEXPERIA

获取价格

4-bit bus switch
74CBTLV3126PW-Q100 NEXPERIA

获取价格

4-bit bus switch
74CBTLV3126PWRE4 TI

获取价格

LOW-VOLTAGE QUADRUPLE FET BUS SWITCH