Datasheet > 74AXP1T32

74AXP1T32

更新时间： 2024-12-02 01:16:07

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
14页	225K
描述
Dual supply 2-input OR gate

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AXP1T32 数据手册

74AXP1T32

Dual supply 2-input OR gate

Rev. 2 — 22 March 2019

Product data sheet

1. General description

The 74AXP1T32 is a dual supply 2-input OR gate. It features two inputs (A, B), an output (Y) and

dual supply pins (V_CCIand V_CCO). The inputs are referenced to V_CCIand the output is referenced

to V_CCO. All inputs can be connected directly to V_CCIor GND. V_CCIcan be supplied at any voltage

between 0.7 V and 2.75 V. V_CCOcan be supplied at any voltage between 1.2 V and 5.5 V. This

feature allows voltage level translation.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device ensures very low static and dynamic power consumption across the entire supply

range and is fully specified for partial power down applications using I_OFF. The I_OFFcircuitry

disables the output, preventing the potentially damaging backflow current through the device when

it is powered down.

2. Features and benefits

•

Wide supply voltage range:

•

V_CCI: 0.7 V to 2.75 V

V_CCO: 1.2 V to 5.5 V

•

Low input capacitance; C_I= 0.6 pF (typical)

Low output capacitance; C_O= 1.8 pF (typical)

Low dynamic power consumption; C_PD= 0.5 pF at V_CCI= 1.2 V (typical)

Low dynamic power consumption; C_PD= 7.1 pF at V_CCO= 3.3 V (typical)

Low static power consumption; I_CCI= 0.5 μA (85 °C maximum)

Low static power consumption; I_CCO= 1.8 μA (85 °C maximum)

High noise immunity

Complies with JEDEC standard:

•

JESD8-12A.01 (1.1 V to 1.3 V; A, B input)

JESD8-11A.01 (1.4 V to 1.6 V)

JESD8-7A (1.65 V to 1.95 V)

JESD8-5A.01 (2.3 V to 2.7 V)

JESD8-C (2.7 V to 3.6 V; Y output)

JESD12-6 (4.5 V to 5.5 V; Y output)

•

ESD protection:

•

HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 2 kV

CDM JESD22-C101E exceeds 1000 V

•

Latch-up performance exceeds 100 mA per JESD78D Class II

Inputs accept voltages up to 2.75 V

Low noise overshoot and undershoot < 10 % of V_CCO

I_OFFcircuitry provides partial power-down mode operation

Specified from -40 °C to +85 °C

12 3 4 5 6 7...14

中文翻译

下载PDF

与74AXP1T32相关器件

型号	品牌	获取价格	描述	数据表
74AXP1T32GX	NEXPERIA	获取价格	Dual supply 2-input OR gate
74AXP1T34	NEXPERIA	获取价格	Dual supply translating buffer
74AXP1T34GM	NEXPERIA	获取价格	Dual supply translating buffer
74AXP1T34GN	NEXPERIA	获取价格	Dual supply translating buffer
74AXP1T34GS	NEXPERIA	获取价格	Dual supply translating buffer
74AXP1T34GW	NEXPERIA	获取价格	Dual supply translating buffer
74AXP1T34GX	NEXPERIA	获取价格	Dual supply translating buffer
74AXP1T45GW	NEXPERIA	获取价格	1-bit dual supply translating transceiver; 3-stateProduction
74AXP1T45GX	NEXPERIA	获取价格	1-bit dual supply translating transceiver; 3-stateProduction
74AXP1T57	NEXPERIA	获取价格	Dual supply configurable multiple function gate