Datasheet > 74AVCH8T245BQ

74AVCH8T245BQ

更新时间： 2024-11-29 06:31:51

品牌	Logo	应用领域
恩智浦 - NXP		/
页数	文件大小	规格书
24页	132K
描述
8-bit dual supply translating transceiver with configurable voltage translation; 3-state

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AVCH8T245BQ 数据手册

74AVCH8T245

8-bit dual supply translating transceiver with conﬁgurable

voltage translation; 3-state

Rev. 02 — 28 April 2009

Product data sheet

1. General description

The 74AVCH8T245 is an 8-bit, dual supply transceiver that enables bidirectional level

translation. It features two data input-output ports (An and Bn), a direction control input

(DIR), a output enable input (OE) and dual supply pins (V_CC(A)and V_CC(B)). Both V_CC(A)

and V_CC(B)can be supplied at any voltage between 0.8 V and 3.6 V making the device

suitable for translating between any of the low voltage nodes (0.8 V, 1.2 V, 1.5 V, 1.8 V,

2.5 V and 3.3 V). Pins An, OE and DIR are referenced to V_CC(A)and pins Bn are

referenced to V_CC(B). A HIGH on DIR allows transmission from An to Bn and a LOW on

DIR allows transmission from B to A. The output enable input (OE) can be used to disable

the outputs so the buses are effectively isolated.

The device is fully speciﬁed for partial power-down applications using I_OFF. The I_OFF

circuitry disables the output, preventing any damaging backﬂow current through the

device when it is powered down. In suspend mode when either V_CC(A)or V_CC(B)are at

GND level, both A and B outputs are in the high-impedance OFF-state. The bus-hold

circuitry on the powered-up side always stays active.

The 74AVCH8T245 has active bus hold circuitry which is provided to hold unused or

ﬂoating data inputs at a valid logic level. This feature eliminates the need for external

pull-up or pull-down resistors.

2. Features

I Wide supply voltage range:

N V_CC(A): 0.8 V to 3.6 V

N V_CC(B): 0.8 V to 3.6 V

I Complies with JEDEC standards:

N JESD8-12 (0.8 V to 1.3 V)

N JESD8-11 (0.9 V to 1.65 V)

N JESD8-7 (1.2 V to 1.95 V)

N JESD8-5 (1.8 V to 2.7 V)

N JESD8-B (2.7 V to 3.6 V)

I ESD protection:

N HBM JESD22-A114E Class 3B exceeds 8000 V

N MM JESD22-A115-A exceeds 200 V

N CDM JESD22-C101C exceeds 1000 V

I Maximum data rates:

N 380 Mbit/s (≥ 1.8 V to 3.3 V translation)

N 260 Mbit/s (≥ 1.1 V to 3.3 V translation)

12 3 4 5 6 7...24

中文翻译

下载PDF

与74AVCH8T245BQ相关器件

型号	品牌	获取价格	描述	数据表
74AVCH8T245DGVRE4	TI	获取价格	8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VILTAGE TRANSLATION AND 3-STATE OUTPUT
74AVCH8T245DGVRG4	TI	获取价格	8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUT
74AVCH8T245PW	NXP	获取价格	8-bit dual supply translating transceiver with configurable voltage translation; 3-state
74AVCH8T245PW	NEXPERIA	获取价格	8-bit dual supply translating transceiver with configurable voltage translation; 3-statePr
74AVCH8T245PW,112	NXP	获取价格	74AVCH8T245 - 8-bit dual supply translating transceiver TSSOP2 24-Pin
74AVCH8T245PW:118	NXP	获取价格	74AVCH8T245 - 8-bit dual supply translating transceiver TSSOP2 24-Pin
74AVCH8T245PWRE4	TI	获取价格	8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VILTAGE TRANSLATION AND 3-STATE OUTPUT
74AVCH8T245PWRG4	TI	获取价格	8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUT
74AVCH8T245RHLRG4	TI	获取价格	8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUT
74AVCM162834	NXP	获取价格	18-bit registered driver with inverted register enable and 15 ohm termination resistors 3-

与74AVCH8T245BQ相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

52
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

41
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

69
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

65

产品中心

服务支持

精选活动

关于我们

帮助中心

74AVCH8T245BQ

74AVCH8T245BQ 数据手册

与74AVCH8T245BQ相关器件

与74AVCH8T245BQ相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74AVCH8T245BQ

74AVCH8T245BQ 数据手册

与74AVCH8T245BQ相关器件

与74AVCH8T245BQ相关文章

您还可以找

您在本页遇到什么问题？