Datasheet > 74AUP2G00DC-Q100

74AUP2G00DC-Q100

更新时间： 2024-01-11 18:55:27

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
13页	219K
描述
Low-power dual 2-input NAND gateProduction

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74AUP2G00DC-Q100 技术参数

生命周期：	Active	零件包装代码：	SSOP
包装说明：	,	针数：	8
Reach Compliance Code：	compliant	风险等级：	5.77
逻辑集成电路类型：	NAND GATE	Base Number Matches：	1

74AUP2G00DC-Q100 数据手册

Nexperia

74AUP2G00-Q100

Low-power dual 2-input NAND gate

Symbol Parameter

Conditions

Min

Typ

Max

Unit

T_amb= -40 °C to +125 °C

V_IH

HIGH-level input voltage

V_CC= 0.8 V

0.75 × V_CC

V_CC= 0.9 V to 1.95 V

V_CC= 2.3 V to 2.7 V

V_CC= 3.0 V to 3.6 V

V_CC= 0.8 V

0.70 × V_CC

1.6

2.0

V_IL

LOW-level input voltage

0.25 × V_CC

0.30 × V_CC

0.7

V_CC= 0.9 V to 1.95 V

V_CC= 2.3 V to 2.7 V

V_CC= 3.0 V to 3.6 V

0.9

V_OH

HIGH-level output voltage V_I= V_IHor V_IL

I_O= -20 μA; V_CC= 0.8 V to 3.6 V

V_CC- 0.11

0.6 × V_CC

0.93

I_O= -1.1 mA; V_CC= 1.1 V

I_O= -1.7 mA; V_CC= 1.4 V

I_O= -1.9 mA; V_CC= 1.65 V

I_O= -2.3 mA; V_CC= 2.3 V

I_O= -3.1 mA; V_CC= 2.3 V

I_O= -2.7 mA; V_CC= 3.0 V

I_O= -4.0 mA; V_CC= 3.0 V

1.17

1.77

1.67

2.40

2.30

V_OL

LOW-level output voltage

V_I= V_IHor V_IL

I_O= 20 μA; V_CC= 0.8 V to 3.6 V

I_O= 1.1 mA; V_CC= 1.1 V

0.11

0.33 × V_CC

0.41

I_O= 1.7 mA; V_CC= 1.4 V

I_O= 1.9 mA; V_CC= 1.65 V

I_O= 2.3 mA; V_CC= 2.3 V

0.39

0.36

I_O= 3.1 mA; V_CC= 2.3 V

0.50

I_O= 2.7 mA; V_CC= 3.0 V

0.36

I_O= 4.0 mA; V_CC= 3.0 V

0.50

I_I

input leakage current

V_I= GND to 3.6 V; V_CC= 0 V to 3.6 V

V_Ior V_O= 0 V to 3.6 V; V_CC= 0 V

±0.75

μA

I_OFF

ΔI_OFF

power-off leakage current

additional power-off

leakage current

V_Ior V_O= 0 V to 3.6 V;

V_CC= 0 V to 0.2 V

I_CC

supply current

V_I= GND or V_CC; I_O= 0 A;

V_CC= 0.8 V to 3.6 V

1.4

μA

ΔI_CC

additional supply current

V_I= V_CC- 0.6 V; I_O= 0 A;

V_CC= 3.3 V; per pin

[1]

[1] One input at V_CC- 0.6 V, other input at V_CCor GND.

74AUP2G00_Q100

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 14 July 2023

6 / 13

1...3 4 567 8 9...13

下载PDF

与74AUP2G00DC-Q100相关器件

型号	品牌	描述	获取价格	数据表
74AUP2G00GD	NXP	Low-power dual 2-input NAND gate	获取价格
74AUP2G00GD,125	NXP	74AUP2G00 - Low-power dual 2-input NAND gate SON 8-Pin	获取价格
74AUP2G00GM	NXP	Low-power dual 2-input NAND gate	获取价格
74AUP2G00GM,125	NXP	74AUP2G00 - Low-power dual 2-input NAND gate QFN 8-Pin	获取价格
74AUP2G00GN	NEXPERIA	Low-power dual 2-input NAND gateProduction	获取价格
74AUP2G00GS	NEXPERIA	Low-power dual 2-input NAND gateProduction	获取价格