5秒后页面跳转
74AUP1T08GW PDF预览

74AUP1T08GW

更新时间: 2022-02-26 12:27:22
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
15页 202K
描述
Low-power 2-input AND gate with voltage-level translator

74AUP1T08GW 数据手册

 浏览型号74AUP1T08GW的Datasheet PDF文件第6页浏览型号74AUP1T08GW的Datasheet PDF文件第7页浏览型号74AUP1T08GW的Datasheet PDF文件第8页浏览型号74AUP1T08GW的Datasheet PDF文件第10页浏览型号74AUP1T08GW的Datasheet PDF文件第11页浏览型号74AUP1T08GW的Datasheet PDF文件第12页 
Nexperia  
74AUP1T08  
Low-power 2-input AND gate with voltage-level translator  
11.1 Waveforms and test circuit  
V
I
V
A, B input  
GND  
M
t
t
PHL  
PLH  
V
OH  
V
Y output  
M
mna614  
V
OL  
Measurement points are given in Table 9  
VOL and VOH are typical output voltage levels that occur with the output load.  
Figure 6.ꢀInput A and B to output Y propagation delay times  
Table 9.ꢀMeasurement points  
Supply voltage  
VCC  
Output  
VM  
Input  
VM  
VI  
1.65 V to 3.6 V  
tr = tf  
2.3 V to 3.6 V  
0.5 × VCC  
0.5 × VI  
≤ 3.0 ns  
V
V
EXT  
CC  
5 kΩ  
V
I
V
O
G
DUT  
R
T
C
L
R
L
001aac521  
Test data is given in Table 10.  
Definitions for test circuit:  
RL = Load resistance.  
CL = Load capacitance including jig and probe capacitance.  
RT = Termination resistance should be equal to the output impedance Zo of the pulse generator.  
VEXT = External voltage for measuring switching times.  
Figure 7.ꢀTest circuit for measuring switching times  
Table 10.ꢀTest data  
Supply voltage  
VCC  
Load  
VEXT  
[1]  
CL  
RL  
5 kΩ or 1 MΩ  
tPLH, tPHL  
open  
tPZH, tPHZ  
GND  
tPZL, tPLZ  
2.3 V to 3.6 V  
5 pF, 10 pF, 15 pF and 30 pF  
2 × VCC  
[1] For measuring enable and disable times RL = 5 kΩ.  
For measuring propagation delays, setup and hold times and pulse width RL = 1 MΩ.  
74AUP1T08  
All information provided in this document is subject to legal disclaimers.  
© Nexperia B.V. 2017. All rights reserved.  
Product data sheet  
Rev. 1 — 23 November 2017  
9 / 15  
 
 
 
 
 
 

与74AUP1T08GW相关器件

型号 品牌 获取价格 描述 数据表
74AUP1T08GW-Q100 NEXPERIA

获取价格

Low-power 2-input AND gate with voltage-level translatorProduction
74AUP1T08GX NEXPERIA

获取价格

Low-power 2-input AND gate with voltage-level translator
74AUP1T1326 NXP

获取价格

Low-power dual supply buffer/line driver; 3-state
74AUP1T1326GT NXP

获取价格

Low-power dual supply buffer/line driver; 3-state
74AUP1T14GW NEXPERIA

获取价格

Low-power inverter with voltage-level translatorProduction
74AUP1T14GX NEXPERIA

获取价格

Low-power inverter with voltage-level translatorProduction
74AUP1T17GW NEXPERIA

获取价格

Low-power buffer with voltage-level translatorProduction
74AUP1T17GX NEXPERIA

获取价格

Low-power buffer with voltage-level translatorProduction
74AUP1T32 NEXPERIA

获取价格

Low-power 2-input OR-gate with voltage-level translator
74AUP1T32GW NEXPERIA

获取价格

Low-power 2-input OR-gate with voltage-level translator