Nexperia
74AUP1T08
Low-power 2-input AND gate with voltage-level translator
Contents
1
2
General description ............................................ 1
Features and benefits .........................................1
3
4
5
6
6.1
6.2
7
8
9
10
11
11.1
12
13
14
15
Ordering information .......................................... 2
Marking .................................................................2
Functional diagram .............................................2
Pinning information ............................................ 2
Pinning ...............................................................2
Pin description ...................................................3
Functional description ........................................3
Limiting values ....................................................3
Recommended operating conditions ................4
Static characteristics ..........................................4
Dynamic characteristics .....................................7
Waveforms and test circuit ................................9
Package outline .................................................10
Abbreviations .................................................... 12
Revision history ................................................ 12
Legal information ..............................................13
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section 'Legal information'.
© Nexperia B.V. 2017.
All rights reserved.
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 23 November 2017
Document identifier: 74AUP1T08