Datasheet > 74AUP1G386GS

74AUP1G386GS

更新时间： 2023-01-03 10:28:58

品牌	Logo	应用领域
恩智浦 - NXP		栅输入元件光电二极管石英晶振
页数	文件大小	规格书
19页	117K
描述
IC AUP/ULP/V SERIES, 3-INPUT XOR GATE, PDSO6, 1 X 1 MM, 0.35 MM HEIGHT, SOT-1202, SON-6, Gate

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AUP1G386GS 数据手册

74AUP1G386

NXP Semiconductors

Low-power 3-input EXCLUSIVE-OR gate

3. Ordering information

Table 1.

Ordering information

Type number

Package

Temperature range Name

Description

plastic surface-mounted package; 6 leads

Version

74AUP1G386GW

74AUP1G386GM

40 C to +125 C

SC-88

SOT363

XSON6

plastic extremely thin small outline package; no leads; SOT886

6 terminals; body 1  1.45  0.5 mm

74AUP1G386GF

74AUP1G386GN

74AUP1G386GS

40 C to +125 C

XSON6

plastic extremely thin small outline package; no leads; SOT891

6 terminals; body 1  1  0.5 mm

extremely thin small outline package; no leads;

6 terminals; body 0.9  1.0  0.35 mm

SOT1115

SOT1202

extremely thin small outline package; no leads;

6 terminals; body 1.0  1.0  0.35 mm

4. Marking

Table 2.

Marking

Type number

Marking code^[1]

74AUP1G386GW

74AUP1G386GM

74AUP1G386GF

74AUP1G386GN

74AUP1G386GS

[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

5. Functional diagram

= 1

mnb143

mnb145

Fig 1. Logic symbol

Fig 2. IEC logic symbol

74AUP1G386

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 5 — 28 November 2011

2 of 19

123 4 5 6 7...19

下载PDF

与74AUP1G386GS相关器件

型号	品牌	描述	获取价格	数据表
74AUP1G386GW	NXP	Low-power 3-input EXCLUSIVE-OR gate	获取价格
74AUP1G386GW	NEXPERIA	Low-power 3-input EXCLUSIVE-OR gateProduction	获取价格
74AUP1G386GW-G	NXP	Low-power 3-input EXCLUSIVE-OR gate	获取价格
74AUP1G38GF	NXP	Low-power 2-input NAND gate (open drain)	获取价格
74AUP1G38GM	NXP	Low-power 2-input NAND gate (open drain)	获取价格
74AUP1G38GM	NEXPERIA	Low-power 2-input NAND gate (open drain)Production	获取价格