5秒后页面跳转
74ALVCH16827DLRG4 PDF预览

74ALVCH16827DLRG4

更新时间: 2024-02-12 11:53:15
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
14页 300K
描述
20-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

74ALVCH16827DLRG4 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Obsolete零件包装代码:SSOP
包装说明:0.300 INCH, GREEN, PLASTIC, SSOP-56针数:56
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.56Is Samacsys:N
其他特性:WITH DUAL OUTPUT ENABLE系列:ALVC/VCX/A
JESD-30 代码:R-PDSO-G56JESD-609代码:e4
长度:18.415 mm逻辑集成电路类型:BUS DRIVER
湿度敏感等级:1位数:10
功能数量:2端口数量:2
端子数量:56最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH峰值回流温度(摄氏度):260
传播延迟(tpd):4.1 ns认证状态:Not Qualified
座面最大高度:2.79 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.49 mmBase Number Matches:1

74ALVCH16827DLRG4 数据手册

 浏览型号74ALVCH16827DLRG4的Datasheet PDF文件第3页浏览型号74ALVCH16827DLRG4的Datasheet PDF文件第4页浏览型号74ALVCH16827DLRG4的Datasheet PDF文件第5页浏览型号74ALVCH16827DLRG4的Datasheet PDF文件第7页浏览型号74ALVCH16827DLRG4的Datasheet PDF文件第8页浏览型号74ALVCH16827DLRG4的Datasheet PDF文件第9页 
SN74ALVCH16827  
20-BIT BUFFER/DRIVER  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES041DJULY 1995REVISED SEPTEMBER 2004  
PARAMETER MEASUREMENT INFORMATION  
VCC = 1.8 V  
2 × V  
CC  
S1  
Open  
1 k  
From Output  
Under Test  
TEST  
S1  
GND  
t
pd  
Open  
C = 30 pF  
(see Note A)  
L
t
/t  
/t  
2 × V  
CC  
GND  
PLZ PZL  
1 kΩ  
t
PHZ PZH  
LOAD CIRCUIT  
t
w
V
CC  
V
CC  
V /2  
CC  
V /2  
CC  
Input  
Timing  
Input  
V
/2  
CC  
0 V  
0 V  
VOLTAGE WAVEFORMS  
PULSE DURATION  
t
su  
t
h
V
CC  
Output  
Control  
(low-level  
enabling)  
Data  
Input  
V
CC  
V
/2  
CC  
V /2  
CC  
V /2  
CC  
V /2  
CC  
0 V  
0 V  
VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES  
t
t
PLZ  
PZL  
Output  
Waveform 1  
V
CC  
V
CC  
V /2  
CC  
Input  
V /2  
CC  
V /2  
CC  
S1 at 2 × V  
V
OL  
+ 0.15 V  
CC  
V
OL  
(see Note B)  
0 V  
t
t
PHZ  
PZH  
t
t
PLH  
PHL  
Output  
Waveform 2  
S1 at GND  
V
OH  
V
V
OH  
V
OH  
− 0.15 V  
V /2  
CC  
Output  
V /2  
CC  
V /2  
CC  
0 V  
OL  
(see Note B)  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
NOTES: A. C includes probe and jig capacitance.  
L
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z = 50 , t 2 ns, t 2 ns.  
O
r
f
D. The outputs are measured one at a time, with one transition per measurement.  
E.  
F.  
G.  
t
t
t
and t  
and t  
and t  
are the same as t  
.
dis  
.
PLZ  
PZL  
PLH  
PHZ  
are the same as t  
PZH  
en  
are the same as t .  
PHL pd  
Figure 1. Load Circuit and Voltage Waveforms  
6

与74ALVCH16827DLRG4相关器件

型号 品牌 描述 获取价格 数据表
74ALVCH16831DBBRE4 TI 1-TO-4 ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS

获取价格

74ALVCH16831DBBRG4 TI 1-TO-4 ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS

获取价格

74ALVCH16831DF IDT TVSOP-80, Tube

获取价格

74ALVCH16832 NXP 7-bit to 28-bit address register/driver with 3-state outputs

获取价格

74ALVCH16832DGG NXP 7-bit to 28-bit address register/driver with 3-state outputs

获取价格

74ALVCH16832DGG,11 NXP 74ALVCH16832 - 7-bit to 28-bit address register/driver with 3-state outputs TSSOP 64-Pin

获取价格