Datasheet > 74ALVC16841MTD

74ALVC16841MTD

更新时间： 2024-09-15 22:56:19

品牌	Logo	应用领域
飞兆/仙童 - FAIRCHILD		锁存器
页数	文件大小	规格书
6页	98K
描述
Low Voltage 20-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

74ALVC16841MTD 数据手册

November 2001

Revised November 2001

74ALVC16841

Low Voltage 20-Bit Transparent Latch

with 3.6V Tolerant Inputs and Outputs

General Description

Features

I 1.65V–3.6V V_CCsupply operation

The ALVC16841 contains twenty non-inverting latches with

3-STATE outputs and is intended for bus oriented applica-

tions. The device is byte controlled. The flip-flops appear

transparent to the data when the Latch enable (LE) is

HIGH. When LE is LOW, the data that meets the setup time

is latched. Data appears on the bus when the Output

Enable (OE) is LOW. When OE is HIGH, the outputs are in

a high impedance state.

I 3.6V tolerant inputs and outputs

I t_PD(D_nto O_n)

3.5 ns max for 3.0V to 3.6V V_CC

3.9 ns max for 2.3V to 2.7V V_CC

6.8 ns max for 1.65V to 1.95V V_CC

I Power-off high impedance inputs and outputs

I Supports live insertion and withdrawal (Note 1)

I Uses patented noise/EMI reduction circuitry

I Latchup conforms to JEDEC JED78

I ESD performance:

The 74ALVC16841 is designed for low voltage (1.65V to

3.6V) V_CCapplications with I/O compatibility up to 3.6V.

The 74ALVC16841 is fabricated with an advanced CMOS

technology to achieve high speed operation while maintain-

ing low CMOS power dissipation.

Human body model > 2000V

Machine model > 200V

Note 1: To ensure the high-impedance state during power up or power

down, OE should be tied to V_CCthrough a pull-up resistor; the minimum

value of the resistor is determined by the current-sourcing capability of the

driver.

Ordering Code:

Order Number

Package Number

Package Description

74ALVC16841MTD

MTD56

56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.

Logic Symbol

Pin Descriptions

Pin Names

Description

OE_n

LE_n

Output Enable Input (Active LOW)

Latch Enable Input

Inputs

D₀–D₁₉

O₀–O₁₉

Outputs

DS500690

www.fairchildsemi.com

12 3 4 5 6

中文翻译

下载PDF

74ALVC16841MTD 替代型号

型号	品牌	替代类型	描述	数据表
74VCX16841MTDX	FAIRCHILD	类似代替	10-Bit D-Type Latch
74VCX16841MTD	FAIRCHILD	类似代替	Low Voltage 20-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs
74ALVCH16841DGGRE4	TI	功能相似	20-Bit Bus-Interface D-Type Latch With 3-State Outputs 56-TSSOP -40 to 85

与74ALVC16841MTD相关器件

型号	品牌	获取价格	描述	数据表
74ALVC16841MTDX	FAIRCHILD	获取价格	10-Bit D-Type Latch
74ALVC16952DGG	ETC	获取价格	Dual 8-bit Bus Transceiver
74ALVC16952DGG-T	NXP	获取价格	IC ALVC/VCX/A SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/T
74ALVC16952DL	ETC	获取价格	Dual 8-bit Bus Transceiver
74ALVC16952DL-T	NXP	获取价格	IC ALVC/VCX/A SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/T
74ALVC2245	FAIRCHILD	获取价格	Low Voltage Bidirectional Transceiver with 3.
74ALVC2245_05	FAIRCHILD	获取价格	Low Voltage Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26ohm Seri
74ALVC2245MTC	FAIRCHILD	获取价格	Low Voltage Bidirectional Transceiver with 3.
74ALVC2245MTCX	FAIRCHILD	获取价格	BUS TRANSCEIVER\|SINGLE\|8-BIT\|AVC/ALVC-CMOS\|TSSOP\|20PIN\|PLASTIC
74ALVC2245WM	FAIRCHILD	获取价格	Low Voltage Bidirectional Transceiver with 3.

与74ALVC16841MTD相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

9
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

8
SL74HC10N：高性能三输入与非门解析
2024-09-03

90
AIC1781A 电池充电控制器深度解析
2024-09-03

80

产品中心

服务支持

精选活动

关于我们

帮助中心

74ALVC16841MTD

74ALVC16841MTD 数据手册

74ALVC16841MTD 替代型号

与74ALVC16841MTD相关器件

与74ALVC16841MTD相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74ALVC16841MTD

74ALVC16841MTD 数据手册

74ALVC16841MTD 替代型号

与74ALVC16841MTD相关器件

与74ALVC16841MTD相关文章

您还可以找

您在本页遇到什么问题？