5秒后页面跳转
74ALVC164245-Q100 PDF预览

74ALVC164245-Q100

更新时间: 2024-09-15 01:16:07
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
14页 230K
描述
16-bit dual supply translating transceiver 3-state

74ALVC164245-Q100 数据手册

 浏览型号74ALVC164245-Q100的Datasheet PDF文件第2页浏览型号74ALVC164245-Q100的Datasheet PDF文件第3页浏览型号74ALVC164245-Q100的Datasheet PDF文件第4页浏览型号74ALVC164245-Q100的Datasheet PDF文件第5页浏览型号74ALVC164245-Q100的Datasheet PDF文件第6页浏览型号74ALVC164245-Q100的Datasheet PDF文件第7页 
74ALVC164245-Q100  
16-bit dual supply translating transceiver; 3-state  
Rev. 3 — 9 April 2019  
Product data sheet  
1. General description  
The 74ALVC164245-Q100 is a high-performance, low-power, low-voltage, Si-gate CMOS device,  
superior to most advanced CMOS compatible TTL families.  
The 74ALVC164245-Q100 is a 16-bit (dual octal) dual supply translating transceiver featuring  
non-inverting 3-state bus compatible outputs in both send and receive directions. It is designed to  
interface between a 3 V and 5 V bus in a mixed 3 V and 5 V supply environment.  
This device can be used as two 8-bit transceivers or one 16-bit transceiver.  
The direction control inputs (1DIR and 2DIR) determine the direction of the data flow. nDIR (active  
HIGH) enables data from nAn ports to nBn ports. nDIR (active LOW) enables data from nBn ports  
to nAn ports. The output enable inputs (1OE and 2OE), when HIGH, disable both nAn and nBn  
ports by placing them in a high-impedance OFF-state. Pins nAn, nOE and nDIR are referenced to  
VCC(A) and pins nBn are referenced to VCC(B)  
.
In suspend mode, when one of the supply voltages is zero, there is no current flow from the  
non-zero supply towards the zero supply. The nAn outputs must be set 3-state and the voltage on  
the A-bus must be smaller than Vdiode (typical 0.7 V). VCC(B) ≥ VCC(A) (except in suspend mode).  
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100  
(Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
5 V tolerant inputs/outputs for interfacing with 5 V logic  
Wide supply voltage range:  
3 V port (VCC(A)): 1.5 V to 3.6 V  
5 V port (VCC(B)): 1.5 V to 5.5 V  
CMOS low power consumption  
Direct interface with TTL levels  
Control inputs voltage range from 2.7 V to 5.5 V  
Inputs accept voltages up to 5.5 V  
High-impedance outputs when VCC(A) or VCC(B) = 0 V  
Complies with JEDEC standard JESD8-B/JESD36  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)  
 
 

与74ALVC164245-Q100相关器件

型号 品牌 获取价格 描述 数据表
74ALVC164245ZQLR TI

获取价格

16-BIT 2.5-V 3.3-V 3.3V TO 5-V LEVEL-SHIFTING TRANSCEIVER
74ALVC164245ZRDR TI

获取价格

16-BIT 3.3-V TO 5-V LEVEL SHIFTING TRANSCEIVER WITH 3-STATE OUTPUTS
74ALVC16500 FAIRCHILD

获取价格

Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs
74ALVC16500DGG NXP

获取价格

IC ALVC/VCX/A SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Trans
74ALVC16500DGG PHILIPS

获取价格

Registered Bus Transceiver, 1-Func, 18-Bit, True Output, CMOS, PDSO56,
74ALVC16500DGG-T NXP

获取价格

IC ALVC/VCX/A SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Trans
74ALVC16500DL NXP

获取价格

IC ALVC/VCX/A SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Trans
74ALVC16500DL PHILIPS

获取价格

Registered Bus Transceiver, 1-Func, 18-Bit, True Output, CMOS, PDSO56,
74ALVC16500DL-T NXP

获取价格

IC ALVC/VCX/A SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Trans
74ALVC16500MTD FAIRCHILD

获取价格

Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs