5秒后页面跳转
74ALVC16500 PDF预览

74ALVC16500

更新时间: 2024-11-18 22:56:19
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 总线收发器
页数 文件大小 规格书
7页 88K
描述
Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

74ALVC16500 数据手册

 浏览型号74ALVC16500的Datasheet PDF文件第2页浏览型号74ALVC16500的Datasheet PDF文件第3页浏览型号74ALVC16500的Datasheet PDF文件第4页浏览型号74ALVC16500的Datasheet PDF文件第5页浏览型号74ALVC16500的Datasheet PDF文件第6页浏览型号74ALVC16500的Datasheet PDF文件第7页 
October 2001  
Revised October 2001  
74ALVC16500  
Low Voltage 18-Bit Universal Bus Transceivers  
with 3.6V Tolerant Inputs and Outputs  
General Description  
The ALVC16500 is an 18-bit universal bus transceiver  
which combines D-type latches and D-type flip-flops to  
allow data flow in transparent, latched, and clocked modes.  
Features  
1.65V–3.6V VCC supply operation  
3.6V tolerant inputs and outputs  
tPD (A to B, B to A)  
Data flow in each direction is controlled by output-enable  
(OEAB and OEBA), latch-enable (LEAB and LEBA), and  
clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the  
device operates in the transparent mode when LEAB is  
HIGH. When LEAB is LOW, the A data is latched if CLKAB  
is held at a HIGH or LOW logic level. If LEAB is LOW, the A  
bus data is stored in the latch/flip-flop on the HIGH-to-LOW  
transition of CLKAB. When OEAB is HIGH, the outputs are  
active. When OEAB is LOW, the outputs are in a high-  
impedance state.  
3.4 ns max for 3.0V to 3.6V VCC  
4.0 ns max for 2.3V to 2.7V VCC  
7.0 ns max for 1.65V to 1.95V VCC  
Power-off high impedance inputs and outputs  
Supports live insertion/withdrawal (Note 1)  
Uses patented noise/EMI reduction circuitry  
Latchup conforms to JEDEC JED78  
ESD performance:  
Data flow for B to A is similar to that of A to B but uses  
OEBA, LEBA, and CLKBA. The output enables are com-  
plementary (OEAB is active HIGH and OEBA is active  
LOW).  
Human body model > 2000V  
Machine model >200V  
Note 1: To ensure the high-impedance state during power up or power  
down, OEBA should be tied to VCC through a pull-up resistor and OEAB  
The ALVC16500 is designed for low voltage (1.65V to  
3.6V) VCC applications with I/O capability up to 3.6V.  
should be tied to GND through a pull-down resistors; the minimum value of  
the resistor is determined by the current-sourcing capability of the driver.  
The 74ALVC16500 is fabricated with an advanced CMOS  
technology to achieve high speed operation while maintain-  
ing low CMOS power dissipation.  
Ordering Code:  
Order Number  
Package Number  
Package Description  
74ALVC16500MTD  
MTD56  
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
Devices also available on Tape and Reel. Specify by appending the suffix letter Xto the ordering code.  
© 2001 Fairchild Semiconductor Corporation  
DS500684  
www.fairchildsemi.com  

与74ALVC16500相关器件

型号 品牌 获取价格 描述 数据表
74ALVC16500DGG NXP

获取价格

IC ALVC/VCX/A SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Trans
74ALVC16500DGG PHILIPS

获取价格

Registered Bus Transceiver, 1-Func, 18-Bit, True Output, CMOS, PDSO56,
74ALVC16500DGG-T NXP

获取价格

IC ALVC/VCX/A SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Trans
74ALVC16500DL NXP

获取价格

IC ALVC/VCX/A SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Trans
74ALVC16500DL PHILIPS

获取价格

Registered Bus Transceiver, 1-Func, 18-Bit, True Output, CMOS, PDSO56,
74ALVC16500DL-T NXP

获取价格

IC ALVC/VCX/A SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Trans
74ALVC16500MTD FAIRCHILD

获取价格

Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs
74ALVC16500MTDX FAIRCHILD

获取价格

18-Bit Bus Transceiver
74ALVC16501 FAIRCHILD

获取价格

Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs
74ALVC16501DGG NXP

获取价格

IC ALVC/VCX/A SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Trans