5秒后页面跳转
74AHCT123APW-Q100J PDF预览

74AHCT123APW-Q100J

更新时间: 2024-11-09 19:19:15
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
22页 328K
描述
74AHC(T)123A-Q100 - Dual retriggerable monostable multivibrator with reset TSSOP 16-Pin

74AHCT123APW-Q100J 技术参数

生命周期:Transferred零件包装代码:TSSOP
包装说明:4.40 MM, PLASTIC, MO-153, SOT403-1, TSSOP-16针数:16
Reach Compliance Code:unknown风险等级:5.75
Base Number Matches:1

74AHCT123APW-Q100J 数据手册

 浏览型号74AHCT123APW-Q100J的Datasheet PDF文件第2页浏览型号74AHCT123APW-Q100J的Datasheet PDF文件第3页浏览型号74AHCT123APW-Q100J的Datasheet PDF文件第4页浏览型号74AHCT123APW-Q100J的Datasheet PDF文件第5页浏览型号74AHCT123APW-Q100J的Datasheet PDF文件第6页浏览型号74AHCT123APW-Q100J的Datasheet PDF文件第7页 
74AHC123A-Q100;  
74AHCT123A-Q100  
Dual retriggerable monostable multivibrator with reset  
Rev. 1 — 23 May 2013  
Product data sheet  
1. General description  
The 74AHC123A-Q100; 74AHCT123A-Q100 are high-speed Si-gate CMOS devices and  
are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in  
compliance with JEDEC standard no. 7A.  
The 74AHC123A-Q100; 74AHCT123A-Q100 are dual retriggerable monostable  
multivibrators with output pulse width control by three methods. The selection of an  
external resistor (Rext) and capacitor (Cext) program the basic pulse time. The external  
resistor and capacitor are normally connected as shown in Figure 11.  
Once triggered, the basic output pulse width may be extended by retriggering the gated  
active LOW-going edge input (nA) or the active HIGH-going edge input (nB). By repeating  
this process, the output pulse period (nQ = HIGH, nQ = LOW) can be made as long as  
desired. Alternatively an output delay can be terminated at any time by a LOW-going edge  
on input nRD, which also inhibits the triggering.  
An internal connection from nRD to the input gate makes it possible to trigger the circuit by  
a positive-going signal at input nRD as shown in Table 3. Figure 8 and Figure 9 illustrate  
pulse control by retriggering and early reset. The values of the external timing  
components Rext and Cext, determine the basic output pulse width. When Cext 10 nF, the  
typical output pulse width is defined as: tW = Rext Cext where tW = pulse width in ns;  
R
ext = external resistor in k; Cext = external capacitor in pF. Schmitt-trigger action at all  
inputs makes the circuit highly tolerant to slower input rise and fall times.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
All inputs have a Schmitt-trigger action  
Inputs accept voltages higher than VCC  
DC triggered from active HIGH or active LOW inputs  
Retriggerable for very long pulses up to 100 % duty factor  
Direct reset terminates output pulse  
For 74AHC123A-Q100 only: operates with CMOS input levels  
For 74AHCT123A-Q100 only: operates with TTL input levels  
ESD protection:  
 
 

与74AHCT123APW-Q100J相关器件

型号 品牌 获取价格 描述 数据表
74AHCT123APW-T NXP

获取价格

IC AHCT/VHCT/VT SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16, 4.40 MM, PLASTIC, MO-153, S
74AHCT123A-Q100 NXP

获取价格

Dual retriggerable monostable multivibrator with reset
74AHCT125 NXP

获取价格

Quad buffer/line driver; 3-state
74AHCT125 DIODES

获取价格

QUADRUPLE 3-STATE BUFFERS OE LOW
74AHCT125BQ NXP

获取价格

Quad buffer/line driver; 3-state
74AHCT125BQ NEXPERIA

获取价格

Quad buffer/line driver; 3-stateProduction
74AHCT125BQ-G NXP

获取价格

IC,BUFFER/DRIVER,SINGLE,4-BIT,AHCT/VHCT-CMOS,LLCC,14PIN,PLASTIC
74AHCT125BQ-Q100 NXP

获取价格

AHCT/VHCT/VT SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PQCC14, 2.50 X 3 MM, 0.85 MM HEIGHT,
74AHCT125BQ-Q100 NEXPERIA

获取价格

Quad buffer/line driver; 3-state
74AHCT125BQ-Q100,1 NXP

获取价格

74AHC(T)125-Q100 - Quad buffer/line driver; 3-state QFN 14-Pin