Datasheet > 74AHCT123APW-T

74AHCT123APW-T

更新时间： 2024-11-09 19:50:23

品牌	Logo	应用领域
恩智浦 - NXP		时钟光电二极管逻辑集成电路
页数	文件大小	规格书
21页	113K
描述
IC AHCT/VHCT/VT SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16, 4.40 MM, PLASTIC, MO-153, SOT403-1, TSSOP-16, Prescaler/Multivibrator

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74AHCT123APW-T 技术参数

Source Url Status Check Date：	2013-06-14 00:00:00	是否Rohs认证：	符合
生命周期：	Obsolete	零件包装代码：	TSSOP
包装说明：	TSSOP, TSSOP16,.25	针数：	16
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
风险等级：	5.12	系列：	AHCT/VHCT/VT
JESD-30 代码：	R-PDSO-G16	JESD-609代码：	e4
长度：	5 mm	逻辑集成电路类型：	MONOSTABLE MULTIVIBRATOR
湿度敏感等级：	1	数据/时钟输入次数：	2
功能数量：	2	端子数量：	16
最高工作温度：	125 °C	最低工作温度：	-40 °C
输出极性：	COMPLEMENTARY	封装主体材料：	PLASTIC/EPOXY
封装代码：	TSSOP	封装等效代码：	TSSOP16,.25
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：	260	电源：	5 V
传播延迟（tpd）：	17.5 ns	认证状态：	Not Qualified
座面最大高度：	1.1 mm	子类别：	Prescaler/Multivibrators
最大供电电压 (Vsup)：	5.5 V	最小供电电压 (Vsup)：	4.5 V
标称供电电压 (Vsup)：	5 V	表面贴装：	YES
技术：	CMOS	温度等级：	AUTOMOTIVE
端子面层：	NICKEL PALLADIUM GOLD	端子形式：	GULL WING
端子节距：	0.65 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	30	宽度：	4.4 mm
Base Number Matches：	1

74AHCT123APW-T 数据手册

74AHC123A; 74AHCT123A

Dual retriggerable monostable multivibrator with reset

Rev. 02 — 18 January 2008

Product data sheet

1. General description

The 74AHC123A; 74AHCT123A are high-speed Si-gate CMOS devices and are pin

compatible with Low power Schottky TTL (LSTTL). They are speciﬁed in compliance with

JEDEC standard no. 7A.

The 74AHC123A; 74AHCT123A are dual retriggerable monostable multivibrators with

output pulse width control by three methods. The basic pulse time is programmed by

selection of an external resistor (R_EXT) and capacitor (C_EXT). The external resistor and

capacitor are normally connected as shown in Figure 11.

Once triggered, the basic output pulse width may be extended by retriggering the gated

active LOW-going edge input (nA) or the active HIGH-going edge input (nB). By repeating

this process, the output pulse period (nQ = HIGH, nQ = LOW) can be made as long as

desired. Alternatively an output delay can be terminated at any time by a LOW-going edge

on input nRD, which also inhibits the triggering.

An internal connection from nRD to the input gate makes it possible to trigger the circuit by

a positive-going signal at input nRD as shown in Table 3. Figure 8 and Figure 9 illustrate

pulse control by retriggering and early reset. The basic output pulse width is essentially

determined by the value of the external timing components R_EXTand C_EXT. When

C_EXT≥ 10 nF, the typical output pulse width is deﬁned as: t_W= R_EXT× C_EXTwhere

t_W= pulse width in ns; R_EXT= external resistor in kΩ; C_EXT= external capacitor in pF.

Schmitt-trigger action at all inputs makes the circuit highly tolerant to slower input rise and

fall times. The 74AHC123A; 74AHCT123A is identical to the 74AHC423; 74AHCT423 but

can be triggered via the reset input.

2. Features

■ All inputs have a Schmitt-trigger action

■ Inputs accept voltages higher than V_CC

■ DC triggered from active HIGH or active LOW inputs

■ Retriggerable for very long pulses up to 100 % duty factor

■ Direct reset terminates output pulse

■ For 74AHC123A only: operates with CMOS input levels

■ For 74AHCT123A only: operates with TTL input levels

■ ESD protection:

◆ HBM JESD22-A114E exceeds 2000 V

◆ MM JESD22-A115-A exceeds 200 V

◆ CDM JESD22-C101C exceeds 1000 V

■ Multiple package options

■ Speciﬁed from −40 °C to +85 °C and from −40 °C to +125 °C

12 3 4 5 6 7...21

中文翻译

下载PDF

与74AHCT123APW-T相关器件

型号	品牌	获取价格	描述	数据表
74AHCT123A-Q100	NXP	获取价格	Dual retriggerable monostable multivibrator with reset
74AHCT125	NXP	获取价格	Quad buffer/line driver; 3-state
74AHCT125	DIODES	获取价格	QUADRUPLE 3-STATE BUFFERS OE LOW
74AHCT125BQ	NXP	获取价格	Quad buffer/line driver; 3-state
74AHCT125BQ	NEXPERIA	获取价格	Quad buffer/line driver; 3-stateProduction
74AHCT125BQ-G	NXP	获取价格	IC,BUFFER/DRIVER,SINGLE,4-BIT,AHCT/VHCT-CMOS,LLCC,14PIN,PLASTIC
74AHCT125BQ-Q100	NXP	获取价格	AHCT/VHCT/VT SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PQCC14, 2.50 X 3 MM, 0.85 MM HEIGHT,
74AHCT125BQ-Q100	NEXPERIA	获取价格	Quad buffer/line driver; 3-state
74AHCT125BQ-Q100,1	NXP	获取价格	74AHC(T)125-Q100 - Quad buffer/line driver; 3-state QFN 14-Pin
74AHCT125D	NXP	获取价格	Quad buffer/line driver; 3-state

与74AHCT123APW-T相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

22
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

21
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

47
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

39

产品中心

服务支持

精选活动

关于我们

帮助中心

74AHCT123APW-T

74AHCT123APW-T 技术参数

74AHCT123APW-T 数据手册

与74AHCT123APW-T相关器件

与74AHCT123APW-T相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74AHCT123APW-T

74AHCT123APW-T 技术参数

74AHCT123APW-T 数据手册

与74AHCT123APW-T相关器件

与74AHCT123APW-T相关文章

您还可以找

您在本页遇到什么问题？