5秒后页面跳转
74AHCT07APW PDF预览

74AHCT07APW

更新时间: 2024-11-25 01:16:07
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
12页 728K
描述
Hex buffer with open-drain outputs

74AHCT07APW 数据手册

 浏览型号74AHCT07APW的Datasheet PDF文件第2页浏览型号74AHCT07APW的Datasheet PDF文件第3页浏览型号74AHCT07APW的Datasheet PDF文件第4页浏览型号74AHCT07APW的Datasheet PDF文件第5页浏览型号74AHCT07APW的Datasheet PDF文件第6页浏览型号74AHCT07APW的Datasheet PDF文件第7页 
74AHCT07A  
Hex buffer with open-drain outputs  
Rev. 1 — 19 December 2016  
Product data sheet  
1. General description  
The 74AHCT07A is a hex buffer with open-drain outputs. The outputs are open-drain and  
can be connected to other open-drain outputs to implement active-LOW wired-OR or  
active-HIGH wired-AND functions.  
Designed to operate over a VCC range from 4.5 V to 5.5 V, the inputs are TTL compatible,  
which allows the device to be used to translate from 3.3 V to 5 V.  
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall  
times.  
This device is fully specified for partial Power-down applications using IOFF  
.
The IOFF circuitry disables the output, preventing the damaging backflow current through  
the device when it is powered down.  
2. Features and benefits  
Direct interface with TTL levels  
Supply voltage range from 4.5 V to 5.5 V  
Typical tPZL of 3.4 ns at 5 V  
Typical VOL(p) < 0.8 V at VCC = 5 V, Tamb = 25 C  
Supports mixed-mode voltage operation on all ports  
IOFF circuitry provides partial Power-down mode operation  
Latch-up performance exceeds 250 mA per JESD 78 Class II  
ESD protection:  
HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 3 kV  
MM JESD22-A115-A exceeds 150 V  
CDM JESD22-C101E exceeds 2 kV  
Specified from 40 C to +85 C and from 40 C to +125 C  

与74AHCT07APW相关器件

型号 品牌 获取价格 描述 数据表
74AHCT08 NXP

获取价格

Quad 2-input AND gate
74AHCT08 DIODES

获取价格

Quad 2 Input AND Logic Gates
74AHCT08BQ NXP

获取价格

Quad 2-input AND gate
74AHCT08BQ NEXPERIA

获取价格

Quad 2-input AND gateProduction
74AHCT08BQ-Q100 NEXPERIA

获取价格

Automotive product qualification in accordance with AEC-Q100
74AHCT08D NXP

获取价格

Quad 2-input AND gate
74AHCT08D NEXPERIA

获取价格

Quad 2-input AND gateProduction
74AHCT08D,112 NXP

获取价格

74AHC(T)08 - Quad 2-input AND gate SOIC 14-Pin
74AHCT08D-Q100 NEXPERIA

获取价格

Automotive product qualification in accordance with AEC-Q100
74AHCT08D-Q100J NXP

获取价格

74AHC(T)08-Q100 - Quad 2-input AND gate SOIC 14-Pin