Datasheet > 74AHCT08D-Q100J

74AHCT08D-Q100J

更新时间： 2024-11-06 14:47:03

品牌	Logo	应用领域
恩智浦 - NXP		光电二极管逻辑集成电路
页数	文件大小	规格书
14页	127K
描述
74AHC(T)08-Q100 - Quad 2-input AND gate SOIC 14-Pin

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74AHCT08D-Q100J 技术参数

是否Rohs认证：	符合	生命周期：	Transferred
零件包装代码：	SOIC	包装说明：	3.90 MM, PLASTIC, MS-012, SOT108-1, SOP-14
针数：	14	Reach Compliance Code：	compliant
风险等级：	5.76	Base Number Matches：	1

74AHCT08D-Q100J 数据手册

74AHC08-Q100; 74AHCT08-Q100

Quad 2-input AND gate

Rev. 1 — 16 April 2013

Product data sheet

1. General description

The 74AHC08-Q100; 74AHCT08-Q100 is a high-speed Si-gate CMOS device and is pin

compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with

JEDEC standard JESD7-A.

The 74AHC08-Q100; 74AHCT08-Q100 provides the quad 2-input AND function.

This product has been qualified to the Automotive Electronics Council (AEC) standard

Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

 Automotive product qualification in accordance with AEC-Q100 (Grade 1)

 Specified from 40 C to +85 C and from 40 C to +125 C

 Balanced propagation delays

 All inputs have a Schmitt-trigger action

 Inputs accept voltages higher than V_CC

 For 74AHC08-Q100 only: operates with CMOS input levels

 For 74AHCT08-Q100 only: operates with TTL input levels

 ESD protection:

 MIL-STD-883, method 3015 exceeds 2000 V

 HBM JESD22-A114F exceeds 2000 V

 MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )

 Multiple package options

3. Ordering information

Table 1.

Ordering information

Type number

Package

Temperature range Name

Description

Version

74AHC08D-Q100

74AHCT08D-Q100

40 C to +125 C

SO14

plastic small outline package; 14 leads;

body width 3.9 mm

SOT108-1

74AHC08PW-Q100 40 C to +125 C

TSSOP14

plastic thin shrink small outline package; 14 leads;

body width 4.4 mm

SOT402-1

SOT762-1

74AHCT08PW-Q100

74AHC08BQ-Q100

74AHCT08BQ-Q100

40 C to +125 C

DHVQFN14 plastic dual in-line compatible thermal enhanced

very thin quad flat package; no leads; 14 terminals;

body 2.5  3  0.85 mm

12 3 4 5 6 7...14

中文翻译

下载PDF

与74AHCT08D-Q100J相关器件

型号	品牌	获取价格	描述	数据表
74AHCT08D-T	NXP	获取价格	IC AHCT/VHCT/VT SERIES, QUAD 2-INPUT AND GATE, PDSO14, 3.90 MM, PLASTIC, MS-012, SOT108-1,
74AHCT08PW	NXP	获取价格	Quad 2-input AND gate
74AHCT08PW	NEXPERIA	获取价格	Quad 2-input AND gateProduction
74AHCT08PW112	NXP	获取价格	Quad 2-input AND gate Rev. 03 â 14 November
74AHCT08PW118	NXP	获取价格	Quad 2-input AND gate Rev. 03 â 14 November
74AHCT08PWDH	NXP	获取价格	Quad 2-input AND gate
74AHCT08PW-Q100	NXP	获取价格	AHCT/VHCT/VT SERIES, QUAD 2-INPUT AND GATE, PDSO14, 4.40 MM, PLASTIC, MO-153, SOT402-1, TS
74AHCT08PW-Q100	NEXPERIA	获取价格	Automotive product qualification in accordance with AEC-Q100
74AHCT08PW-Q100J	NXP	获取价格	74AHC(T)08-Q100 - Quad 2-input AND gate TSSOP 14-Pin
74AHCT08-Q100	NEXPERIA	获取价格	Automotive product qualification in accordance with AEC-Q100