5秒后页面跳转
74AHCT02-Q100 PDF预览

74AHCT02-Q100

更新时间: 2024-11-06 01:02:15
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
15页 717K
描述
Automotive product qualification in accordance with AEC-Q100

74AHCT02-Q100 数据手册

 浏览型号74AHCT02-Q100的Datasheet PDF文件第2页浏览型号74AHCT02-Q100的Datasheet PDF文件第3页浏览型号74AHCT02-Q100的Datasheet PDF文件第4页浏览型号74AHCT02-Q100的Datasheet PDF文件第5页浏览型号74AHCT02-Q100的Datasheet PDF文件第6页浏览型号74AHCT02-Q100的Datasheet PDF文件第7页 
74AHC02-Q100;  
74AHCT02-Q100  
Quad 2-input NOR gate  
Rev. 1 — 23 May 2013  
Product data sheet  
1. General description  
The 74AHC02-Q100; 74AHCT02-Q100 is a high-speed Si-gate CMOS device and is pin  
compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with  
JEDEC standard No. 7-A.  
The 74AHC02-Q100; 74AHCT02-Q100 provides a quad 2-input NOR function.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Balanced propagation delays  
All inputs have a Schmitt-trigger action  
Inputs accept voltages higher than VCC  
Input levels:  
For 74AHC02-Q100: CMOS level  
For 74AHCT02-Q100: TTL level  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
Multiple package options  

与74AHCT02-Q100相关器件

型号 品牌 获取价格 描述 数据表
74AHCT04 NXP

获取价格

Hex inverter
74AHCT04 DIODES

获取价格

HEX INVERTERS
74AHCT04A NEXPERIA

获取价格

Direct interface with TTL levels
74AHCT04APW NEXPERIA

获取价格

Direct interface with TTL levels
74AHCT04BQ NEXPERIA

获取价格

Hex inverterProduction
74AHCT04BQ-Q100 NEXPERIA

获取价格

Hex inverter
74AHCT04D NEXPERIA

获取价格

Hex inverterProduction
74AHCT04D NXP

获取价格

Hex inverter
74AHCT04D-Q100 NEXPERIA

获取价格

Hex inverter
74AHCT04D-T ETC

获取价格

Hex Inverter