5秒后页面跳转
74AHC273D-T PDF预览

74AHC273D-T

更新时间: 2024-02-02 20:35:39
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
18页 95K
描述
IC AHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, 7.50 MM, PLASTIC, MS-013, SOT-163-1, SO-20, FF/Latch

74AHC273D-T 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP, SOP20,.4针数:20
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.05系列:AHC
JESD-30 代码:R-PDSO-G20JESD-609代码:e4
长度:12.8 mm负载电容(CL):50 pF
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:70000000 Hz
最大I(ol):0.008 A湿度敏感等级:1
位数:8功能数量:1
端子数量:20最高工作温度:125 °C
最低工作温度:-40 °C输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP20,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:2/5.5 V
Prop。Delay @ Nom-Sup:14 ns传播延迟(tpd):21.5 ns
认证状态:Not Qualified座面最大高度:2.65 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:NICKEL PALLADIUM GOLD
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
触发器类型:POSITIVE EDGE宽度:7.5 mm
最小 fmax:100 MHzBase Number Matches:1

74AHC273D-T 数据手册

 浏览型号74AHC273D-T的Datasheet PDF文件第2页浏览型号74AHC273D-T的Datasheet PDF文件第3页浏览型号74AHC273D-T的Datasheet PDF文件第4页浏览型号74AHC273D-T的Datasheet PDF文件第5页浏览型号74AHC273D-T的Datasheet PDF文件第6页浏览型号74AHC273D-T的Datasheet PDF文件第7页 
74AHC273; 74AHCT273  
Octal D-type flip-flop with reset; positive-edge trigger  
Rev. 03 — 13 May 2008  
Product data sheet  
1. General description  
The 74AHC273; 74AHCT273 is a high-speed Si-gate CMOS device and is pin compatible  
with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard  
No. 7-A.  
The 74AHC273; 74AHCT273 has eight edge-triggered, D-type flip-flops with individual D  
inputs and Q outputs.  
The common clock (CP) and master reset (MR) inputs, load and reset (clear) all flip-flops  
simultaneously.  
The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is  
transferred to the corresponding output (Qn) of the flip-flop.  
All outputs will be forced LOW, independent of clock or data inputs, by a LOW on the MR  
input.  
The device is useful for applications where only the true output is required and the clock  
and master reset are common to all storage elements.  
2. Features  
I Balanced propagation delays  
I All inputs have Schmitt-trigger actions  
I Inputs accept voltages higher than VCC  
I Ideal buffer for MOS microcontroller or memory  
I Common clock and master reset  
I Related product versions:  
N 74AHC377; 74AHCT377 for clock enable version  
N 74AHC373; 74AHCT373 for transparent latch version  
N 74AHC374; 74AHCT374 for 3-state version  
I Input levels:  
N For 74AHC273: CMOS level  
N For 74AHCT273: TTL level  
I ESD protection:  
N HBM EIA/JESD22-A114E exceeds 2000 V  
N MM EIA/JESD22-A115-A exceeds 200 V  
N CDM EIA/JESD22-C101C exceeds 1000 V  
I Multiple package options  
I Specified from 40 °C to +85 °C and from 40 °C to +125 °C  
 
 

与74AHC273D-T相关器件

型号 品牌 获取价格 描述 数据表
74AHC273PW NXP

获取价格

Octal D-type flip-flop with reset; positive-edge trigger
74AHC273PW NEXPERIA

获取价格

Octal D-type flip-flop with reset; positive-edge triggerProduction
74AHC273PW,112 NXP

获取价格

74AHC(T)273 - Octal D-type flip-flop with reset; positive-edge trigger TSSOP2 20-Pin
74AHC273PW,118 NXP

获取价格

74AHC(T)273 - Octal D-type flip-flop with reset; positive-edge trigger TSSOP2 20-Pin
74AHC273PW/T3 NXP

获取价格

IC AHC/VHC/H/U/V SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, 4.40 MM
74AHC273PWDH NXP

获取价格

Octal D-type flip-flop with reset; positive-edge trigger
74AHC273PW-Q100 NEXPERIA

获取价格

Octal D-type flip-flop with reset; positive-edge trigger
74AHC273PW-Q100J NXP

获取价格

74AHC(T)273-Q100 - Octal D-type flip-flop with reset; positive-edge trigger TSSOP2 20-Pin
74AHC273PW-T NXP

获取价格

IC AHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, 4.40 MM, PLASTIC,
74AHC273-Q100 NEXPERIA

获取价格

Octal D-type flip-flop with reset; positive-edge trigger