5秒后页面跳转
74AHC2G00DC-Q100 PDF预览

74AHC2G00DC-Q100

更新时间: 2024-09-28 01:14:39
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
11页 211K
描述
Dual 2-input NAND gate

74AHC2G00DC-Q100 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:2.30 MM, PLASTIC, MO-187, SOT765-1, VSSOP-8Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.65
系列:AHC/VHC/H/U/VJESD-30 代码:R-PDSO-G8
JESD-609代码:e4长度:2.3 mm
逻辑集成电路类型:NAND GATE湿度敏感等级:1
功能数量:2输入次数:2
端子数量:8最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:VSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
传播延迟(tpd):14.5 ns筛选级别:AEC-Q100
座面最大高度:1 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:2 mmBase Number Matches:1

74AHC2G00DC-Q100 数据手册

 浏览型号74AHC2G00DC-Q100的Datasheet PDF文件第2页浏览型号74AHC2G00DC-Q100的Datasheet PDF文件第3页浏览型号74AHC2G00DC-Q100的Datasheet PDF文件第4页浏览型号74AHC2G00DC-Q100的Datasheet PDF文件第5页浏览型号74AHC2G00DC-Q100的Datasheet PDF文件第6页浏览型号74AHC2G00DC-Q100的Datasheet PDF文件第7页 
74AHC2G00-Q100;  
74AHCT2G00-Q100  
Dual 2-input NAND gate  
Rev. 3 — 8 March 2019  
Product data sheet  
1. General description  
The 74AHC2G00-Q100; 74AHCT2G00-Q100 are high-speed Si-gate CMOS devices. They provide  
two 2-input NAND gates.  
The AHC device has CMOS input switching levels and supply voltage range 2 V to 5.5 V.  
The AHCT device has TTL input switching levels and supply voltage range 4.5 V to 5.5 V.  
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100  
(Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
Symmetrical output impedance  
High noise immunity  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF; R = 0 Ω)  
Low power dissipation  
Balanced propagation delays  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74AHC2G00DP-Q100  
-40 °C to +125 °C  
TSSOP8  
plastic thin shrink small outline package; 8 leads; SOT505-2  
body width 3 mm; lead length 0.5 mm  
74AHC2G00DC-Q100  
74AHCT2G00DC-Q100  
-40 °C to +125 °C  
VSSOP8  
plastic very thin shrink small outline package;  
8 leads; body width 2.3 mm  
SOT765-1  
4. Marking  
Table 2. Marking  
Type number  
Marking code[1]  
74AHC2G00DP-Q100  
74AHC2G00DC-Q100  
74AHCT2G00DC-Q100  
A00  
A00  
C00  
[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.  
 
 
 
 
 

与74AHC2G00DC-Q100相关器件

型号 品牌 获取价格 描述 数据表
74AHC2G00DC-Q100,125 NXP

获取价格

NAND Gate, AHC/VHC/H/U/V Series, 2-Func, 2-Input, CMOS, PDSO8
74AHC2G00DP NXP

获取价格

The 74AHC2G/AHCT2G00 is a high-speed Si-gate CMOS device
74AHC2G00DP NEXPERIA

获取价格

Dual 2-input NAND gateProduction
74AHC2G00DP,125 NXP

获取价格

74AHC(T)2G00 - Dual 2-input NAND gate TSSOP 8-Pin
74AHC2G00DP-G NXP

获取价格

2-input NAND gate - Description: Dual 2-Input NAND Gate ; Logic switching levels: CMOS ; N
74AHC2G00DP-Q100 NXP

获取价格

AHC/VHC/H/U/V SERIES, DUAL 2-INPUT NAND GATE, PDSO8, 3 MM, PLASTIC, SOT505-2, TSSOP-8
74AHC2G00DP-Q100 NEXPERIA

获取价格

Dual 2-input NAND gate
74AHC2G00DP-Q100H NXP

获取价格

Dual 2-input NAND gate TSSOP 8-Pin
74AHC2G00GD NXP

获取价格

Dual 2-input NAND gate
74AHC2G00-Q100 NEXPERIA

获取价格

Dual 2-input NAND gate