5秒后页面跳转
74AHC1G09GW-Q100 PDF预览

74AHC1G09GW-Q100

更新时间: 2024-11-28 11:13:11
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路
页数 文件大小 规格书
10页 199K
描述
2-input AND gate with open-drain outputProduction

74AHC1G09GW-Q100 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSSOP,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.65
系列:AHC/VHC/H/U/VJESD-30 代码:R-PDSO-G5
JESD-609代码:e3长度:2.05 mm
逻辑集成电路类型:AND GATE湿度敏感等级:1
功能数量:1输入次数:2
端子数量:5最高工作温度:125 °C
最低工作温度:-40 °C输出特性:OPEN-DRAIN
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260传播延迟(tpd):12.5 ns
筛选级别:AEC-Q100座面最大高度:1.1 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:PURE TIN端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:1.25 mm
Base Number Matches:1

74AHC1G09GW-Q100 数据手册

 浏览型号74AHC1G09GW-Q100的Datasheet PDF文件第2页浏览型号74AHC1G09GW-Q100的Datasheet PDF文件第3页浏览型号74AHC1G09GW-Q100的Datasheet PDF文件第4页浏览型号74AHC1G09GW-Q100的Datasheet PDF文件第5页浏览型号74AHC1G09GW-Q100的Datasheet PDF文件第6页浏览型号74AHC1G09GW-Q100的Datasheet PDF文件第7页 
74AHC1G09-Q100  
2-input AND gate with open-drain output  
Rev. 3 — 11 January 2022  
Product data sheet  
1. General description  
The 74AHC1G09-Q100 is a single 2-input AND gate with open-drain output. Inputs are overvoltage  
tolerant. This feature allows the use of these devices as translators in mixed voltage environments.  
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100  
(Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
Wide supply voltage range from 2.0 to 5.5 V  
Overvoltage tolerant inputs to 5.5 V  
High noise immunity  
CMOS low power dissipation  
Latch-up performance exceeds 100 mA per JESD 78 Class II Level A  
CMOS input levels  
SOT353-1 and SOT753 package options  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74AHC1G09GW-Q100  
74AHC1G09GV-Q100  
-40 °C to +125 °C  
TSSOP5 plastic thin shrink small outline package; 5 leads; SOT353-1  
body width 1.25 mm  
-40 °C to +125 °C  
SC-74A  
plastic surface-mounted package; 5 leads  
SOT753  
4. Marking  
Table 2. Marking  
Type number  
Marking code  
74AHC1G09GW-Q100  
74AHC1G09GV-Q100  
A9  
A09  
 
 
 
 

与74AHC1G09GW-Q100相关器件

型号 品牌 获取价格 描述 数据表
74AHC1G09GW-Q100H NXP

获取价格

74AHC1G09-Q100 - 2-input AND gate with open-drain output TSSOP 5-Pin
74AHC1G09Q DIODES

获取价格

Single 2 Input AND Gate
74AHC1G09-Q100 NXP

获取价格

NXP Logic – Q100 logic portfolio
74AHC1G09SE-7 DIODES

获取价格

AND Gate, AHCT/VHCT/VT Series, 1-Func, 2-Input, CMOS, PDSO5, GREEN, SOT-353, 5 PIN
74AHC1G1 NXP

获取价格

Inverting Schmitt trigger
74AHC1G125 NXP

获取价格

Bus buffer/line driver; 3-state
74AHC1G125 DIODES

获取价格

SINGLE BUFFER GATE WITH 3-STATE OUTPUT
74AHC1G125_11 DIODES

获取价格

SINGLE BUFFER GATE WITH 3-STATE OUTPUT
74AHC1G125DBVRE4 TI

获取价格

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
74AHC1G125DBVRG4 TI

获取价格

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT