5秒后页面跳转
74AHC164D-Q100J PDF预览

74AHC164D-Q100J

更新时间: 2024-11-23 15:43:39
品牌 Logo 应用领域
恩智浦 - NXP PC光电二极管逻辑集成电路触发器
页数 文件大小 规格书
19页 144K
描述
74AHC(T)164-Q100 - 8-bit serial-in/parallel-out shift register SOIC 14-Pin

74AHC164D-Q100J 技术参数

生命周期:Transferred零件包装代码:SOIC
包装说明:3.90 MM, PLASTIC, MS-012, SOT108-1, SOP-14针数:14
Reach Compliance Code:unknown风险等级:5.75
Is Samacsys:NBase Number Matches:1

74AHC164D-Q100J 数据手册

 浏览型号74AHC164D-Q100J的Datasheet PDF文件第2页浏览型号74AHC164D-Q100J的Datasheet PDF文件第3页浏览型号74AHC164D-Q100J的Datasheet PDF文件第4页浏览型号74AHC164D-Q100J的Datasheet PDF文件第5页浏览型号74AHC164D-Q100J的Datasheet PDF文件第6页浏览型号74AHC164D-Q100J的Datasheet PDF文件第7页 
74AHC164-Q100;  
74AHCT164-Q100  
8-bit serial-in/parallel-out shift register  
Rev. 1 — 5 July 2013  
Product data sheet  
1. General description  
The 74AHC164-Q100; 74AHCT164-Q100 shift register is a high-speed Si-gate CMOS  
device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in  
compliance with JEDEC standard No. 7A.  
The 74AHC164-Q100; 74AHCT164-Q100 input signals are 8-bit serial through one of two  
inputs (DSA or DSB). Either input can be used as an active HIGH enable for data entry  
through the other input. Both inputs must be connected together or an unused input must  
be tied HIGH.  
Data shifts one place to the right on each LOW-to-HIGH transition of the clock input (CP).  
It enters into output Q0, which is a logical AND of the two data inputs (DSA and DSB).  
These data inputs existed one set-up time, prior to the rising clock edge.  
A LOW-level on the master reset (MR) input overrides all other inputs and clears the  
register asynchronously, forcing all outputs LOW.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Balanced propagation delays  
All inputs have Schmitt-trigger actions  
Inputs accept voltages higher than VCC  
Input levels:  
For 74AHC164-Q100: CMOS level  
For 74AHCT164-Q100: TTL level  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
Multiple package options  
 
 

与74AHC164D-Q100J相关器件

型号 品牌 获取价格 描述 数据表
74AHC164PW NXP

获取价格

8-bit serial-in/parallel-out shift register
74AHC164PW NEXPERIA

获取价格

8-bit serial-in/parallel-out shift registerProduction
74AHC164PW-Q100 NEXPERIA

获取价格

Automotive product qualification in accordance with AEC-Q100
74AHC164-Q100 NEXPERIA

获取价格

Automotive product qualification in accordance with AEC-Q100
74AHC164S14-13 DIODES

获取价格

Serial In Parallel Out, AHC/VHC/H/U/V Series, 8-Bit, Right Direction, True Output, CMOS, P
74AHC164T14-13 DIODES

获取价格

Serial In Parallel Out, AHC/VHC/H/U/V Series, 8-Bit, Right Direction, True Output, CMOS, P
74AHC16540DGGRE4 TI

获取价格

16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
74AHC16540DGGRG4 TI

获取价格

16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
74AHC16540DGVRE4 TI

获取价格

16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
74AHC16540DGVRG4 TI

获取价格

16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS