5秒后页面跳转
74ACT174SJ PDF预览

74ACT174SJ

更新时间: 2024-11-22 23:00:15
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
9页 102K
描述
Hex D-Type Flip-Flop with Master Reset

74ACT174SJ 技术参数

是否Rohs认证:符合生命周期:Obsolete
零件包装代码:SOIC包装说明:5.30 MM, EIAJ TYPE2, SOP-16
针数:16Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.55
Is Samacsys:N系列:ACT
JESD-30 代码:R-PDSO-G16JESD-609代码:e3
长度:10.2 mm负载电容(CL):50 pF
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:140000000 Hz
最大I(ol):0.024 A湿度敏感等级:1
位数:6功能数量:1
端子数量:16最高工作温度:85 °C
最低工作温度:-40 °C输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP16,.3封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
电源:5 V传播延迟(tpd):11.5 ns
认证状态:Not Qualified座面最大高度:2.1 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:5.3 mm
最小 fmax:200 MHzBase Number Matches:1

74ACT174SJ 数据手册

 浏览型号74ACT174SJ的Datasheet PDF文件第2页浏览型号74ACT174SJ的Datasheet PDF文件第3页浏览型号74ACT174SJ的Datasheet PDF文件第4页浏览型号74ACT174SJ的Datasheet PDF文件第5页浏览型号74ACT174SJ的Datasheet PDF文件第6页浏览型号74ACT174SJ的Datasheet PDF文件第7页 
November 1988  
Revised November 1999  
74AC174 74ACT174  
Hex D-Type Flip-Flop with Master Reset  
General Description  
Features  
The AC/ACT174 is a high-speed hex D-type flip-flop. The  
device is used primarily as a 6-bit edge-triggered storage  
register. The information on the D inputs is transferred to  
storage during the LOW-to-HIGH clock transition. The  
device has a Master Reset to simultaneously clear all flip-  
flops.  
ICC reduced by 50%  
Outputs source/sink 24 mA  
ACT174 has TTL-compatible inputs  
Ordering Code:  
Order Number Package Number  
Package Description  
74AC174SC  
74AC174SJ  
M16A  
M16D  
N16E  
M16A  
M16D  
MTC16  
N16E  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150Narrow Body  
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
74AC174PC  
74ACT174SC  
74ACT174SJ  
74ACT174MTC  
74ACT174PC  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300Wide  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150Narrow  
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300Wide  
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.  
Logic Symbols  
Connection Diagram  
IEEE/IEC  
Pin Descriptions  
Pin Names  
Description  
D0D5  
CP  
Data Inputs  
Clock Pulse Input  
Master Reset Input  
Outputs  
MR  
Q0Q5  
FACT is a trademark of Fairchild Semiconductor Corporation.  
© 1999 Fairchild Semiconductor Corporation  
DS009935  
www.fairchildsemi.com  

74ACT174SJ 替代型号

型号 品牌 替代类型 描述 数据表
74ACT174SCX FAIRCHILD

完全替代

D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 6-Bit, True Output, CMOS, PDSO16
74ACT174SC FAIRCHILD

类似代替

Hex D-Type Flip-Flop with Master Reset

与74ACT174SJ相关器件

型号 品牌 获取价格 描述 数据表
74ACT174SJX FAIRCHILD

获取价格

D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 6-Bit, True Output, CMOS, PDSO16
74ACT174TTR STMICROELECTRONICS

获取价格

HEX D-TYPE FLIP FLOP WITH CLEAR
74ACT175 FAIRCHILD

获取价格

Quad D-Type Flip-Flop
74ACT175 TI

获取价格

Quad D Flip-Flop with Reset
74ACT175 ONSEMI

获取价格

QUAD D FLIP-FLOP WITH MASTER RESET
74ACT175DC ROCHESTER

获取价格

D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, CMO
74ACT175FCQR TI

获取价格

ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16
74ACT175FCXR FAIRCHILD

获取价格

D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, CMO
74ACT175LC FAIRCHILD

获取价格

D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, CMO
74ACT175MTC FAIRCHILD

获取价格

Quad D-Type Flip-Flop