5秒后页面跳转
74ACT11175DW PDF预览

74ACT11175DW

更新时间: 2024-11-09 19:50:07
品牌 Logo 应用领域
德州仪器 - TI 逻辑集成电路
页数 文件大小 规格书
5页 69K
描述
Quadruple D-Type Flip-Flops With Clear 20-SOIC -40 to 85

74ACT11175DW 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP, SOP20,.4针数:20
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
风险等级:5.88系列:ACT
JESD-30 代码:R-PDSO-G20长度:12.8 mm
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
位数:4功能数量:1
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP20,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V传播延迟(tpd):10.1 ns
认证状态:Not Qualified座面最大高度:2.65 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:7.5 mm最小 fmax:100 MHz
Base Number Matches:1

74ACT11175DW 数据手册

 浏览型号74ACT11175DW的Datasheet PDF文件第2页浏览型号74ACT11175DW的Datasheet PDF文件第3页浏览型号74ACT11175DW的Datasheet PDF文件第4页浏览型号74ACT11175DW的Datasheet PDF文件第5页 
74ACT11175  
QUADRUPLE D-TYPE FLIP-FLOP WITH CLEAR  
SCAS089 – D3385, DECEMBER 1989 – REVISED APRIL 1993  
DW OR N PACKAGE  
(TOP VIEW)  
Inputs Are TTL-Voltage Compatible  
Buffered Clock and Direct Clear Inputs  
Applications Include: Buffer/Storage  
Registers, Shift Registers, Pattern  
Generators  
1Q  
2Q  
2Q  
GND  
GND  
GND  
GND  
3Q  
1Q  
CLR  
1D  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
Fully-Buffered Outputs for Maximum  
2D  
Isolation From External Disturbances  
V
V
CC  
CC  
Flow-Through Architecture to Optimize  
PCB Layout  
3D  
4D  
CLK  
4Q  
Center-Pin V  
and GND Configurations  
Minimize High-Speed Switching Noise  
CC  
3Q  
4Q  
EPIC (Enhanced-Performance Implanted  
CMOS) 1- m Process  
500-mA Typical Latch-Up Immunity at 125°C  
Package Options Include Plastic Small-  
Outline Packages and Standard Plastic  
300-mil DIPs  
description  
This device contains six D-type flip-flops and is positive-edge-triggered with a direct clear input. Information  
at the D inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of  
the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition  
time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has  
no effect at the output.  
The 74AC11175 is characterized for operation from – 40°C to 85°C.  
FUNCTION TABLE  
(each flip-flop)  
INPUTS  
OUTPUTS  
CLR  
L
CLK  
D
X
H
L
Q
L
Q
H
L
X
H
H
L
H
H
H
L
X
Q
Q
0
0
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1993, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
2–1  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与74ACT11175DW相关器件

型号 品牌 获取价格 描述 数据表
74ACT11175DWR TI

获取价格

ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO20, PLASTIC, SO
74ACT11175J TI

获取价格

暂无描述
74ACT11175N ROCHESTER

获取价格

D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, CMO
74ACT11175N YAGEO

获取价格

D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, CMO
74ACT11175N PHILIPS

获取价格

D Flip-Flop, 4-Func, Positive Edge Triggered, CMOS, PDIP20
74ACT11175N TI

获取价格

Quadruple D-Type Flip-Flops With Clear 20-PDIP -40 to 85
74ACT11181 NXP

获取价格

4 BIT ARITHMETIC LOGIC UNIT
74ACT11181 TI

获取价格

ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR
74ACT11181D NXP

获取价格

4 BIT ARITHMETIC LOGIC UNIT
74ACT11181D-T YAGEO

获取价格

Arithmetic Logic Unit, ACT Series, 4-Bit, CMOS, PDSO20