5秒后页面跳转
74ACT11074 PDF预览

74ACT11074

更新时间: 2024-11-30 22:34:15
品牌 Logo 应用领域
德州仪器 - TI 触发器
页数 文件大小 规格书
5页 84K
描述
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

74ACT11074 数据手册

 浏览型号74ACT11074的Datasheet PDF文件第2页浏览型号74ACT11074的Datasheet PDF文件第3页浏览型号74ACT11074的Datasheet PDF文件第4页浏览型号74ACT11074的Datasheet PDF文件第5页 
74ACT11074  
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP  
WITH CLEAR AND PRESET  
SCAS498A – DECEMBER 1986 – REVISED APRIL 1996  
D, DB, OR N PACKAGE  
(TOP VIEW)  
Inputs Are TTL-Voltage Compatible  
Center-Pin V and GND Configurations to  
Minimize High-Speed Switching Noise  
CC  
1PRE  
1Q  
1
2
3
4
5
6
7
14 1CLK  
EPIC (Enhanced-Performance Implanted  
CMOS) 1- m Process  
13  
12  
11  
10  
9
1D  
1Q  
1CLR  
500-mA Typical Latch-Up Immunity  
at 125°C  
GND  
2Q  
V
CC  
2CLR  
2D  
Package Options Include Plastic  
Small-Outline (D) and Shrink Small-Outline  
(DB) Packages, and Standard Plastic  
300-mil DIPs (N)  
2Q  
8
2PRE  
2CLK  
description  
This device contains two independent positive-edge-triggered D-type flip-flops. A low level at the preset (PRE)  
or clear (CLR) input sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR  
are inactive (high), data at the data (D) input meeting the setup-time requirements are transferred to the outputs  
on the low-to-high transition of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly  
related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed  
without affecting the levels at the outputs.  
The 74ACT11074 is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
INPUTS  
OUTPUTS  
PRE  
L
CLK  
D
X
X
X
H
L
Q
H
L
Q
L
CLR  
H
X
X
X
H
L
H
L
L
H
H
H
H
H
L
L
H
H
H
H
H
L
X
Q
Q
0
0
This configuration is unstable; that is, it does not  
persist when either PRE or CLR returns to its  
inactive (high) level.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1996, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与74ACT11074相关器件

型号 品牌 获取价格 描述 数据表
74ACT11074D TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
74ACT11074D YAGEO

获取价格

D Flip-Flop, ACT Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, CMO
74ACT11074D PHILIPS

获取价格

D Flip-Flop, 2-Func, Positive Edge Triggered, CMOS, PDSO14
74ACT11074DB TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
74ACT11074DBLE TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
74ACT11074DBR TI

获取价格

Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 14-SSOP -40 to 85
74ACT11074DG4 TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
74ACT11074DR ETC

获取价格

Dual D-Type Flip-Flop
74ACT11074DRE4 TI

获取价格

ACT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, PLASTI
74ACT11074DRG4 TI

获取价格

ACT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, PLASTI