5秒后页面跳转
74AC377SJX PDF预览

74AC377SJX

更新时间: 2024-09-07 23:13:59
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 触发器逻辑集成电路光电二极管时钟
页数 文件大小 规格书
9页 115K
描述
Octal D-Type Flip-Flop with Clock Enable

74AC377SJX 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP20,.3
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.63
其他特性:WITH HOLD MODE系列:AC
JESD-30 代码:R-PDSO-G20JESD-609代码:e3
长度:12.6 mm负载电容(CL):50 pF
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:75000000 Hz
最大I(ol):0.012 A湿度敏感等级:1
位数:8功能数量:1
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP20,.3封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:3.3/5 V
传播延迟(tpd):14.5 ns认证状态:Not Qualified
座面最大高度:2.1 mm子类别:FF/Latches
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:5.3 mm最小 fmax:125 MHz
Base Number Matches:1

74AC377SJX 数据手册

 浏览型号74AC377SJX的Datasheet PDF文件第2页浏览型号74AC377SJX的Datasheet PDF文件第3页浏览型号74AC377SJX的Datasheet PDF文件第4页浏览型号74AC377SJX的Datasheet PDF文件第5页浏览型号74AC377SJX的Datasheet PDF文件第6页浏览型号74AC377SJX的Datasheet PDF文件第7页 
November 1988  
Revised March 2005  
74AC377 74ACT377  
Octal D-Type Flip-Flop with Clock Enable  
General Description  
Features  
The AC/ACT377 has eight edge-triggered, D-type flip-flops  
with individual D inputs and Q outputs. The common buff-  
ered Clock (CP) input loads all flip-flops simultaneously,  
when the Clock Enable (CE) is LOW.  
ICC reduced by 50%  
Ideal for addressable register applications  
Clock enable for address and data synchronization  
applications  
The register is fully edge-triggered. The state of each D  
input, one setup time before the LOW-to-HIGH clock transi-  
tion, is transferred to the corresponding flip-flop’s Q output.  
The CE input must be stable only one setup time prior to  
the LOW-to-HIGH clock transition for predictable operation.  
Eight edge-triggered D-type flip-flops  
Buffered common clock  
Outputs source/sink 24 mA  
See 273 for master reset version  
See 373 for transparent latch version  
See 374 for 3-STATE version  
ACT377 has TTL-compatible inputs  
Ordering Code:  
Package  
Order Number  
Package Description  
Number  
74AC377SC  
74AC377SJ  
74AC377MTC  
M20B  
M20D  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide  
Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
MTC20  
MTC20  
74AC377MTCX_NL  
(Note 1)  
Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm  
Wide  
74AC377PC  
N20A  
M20B  
M20D  
MTC20  
N20A  
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide  
Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide  
74ACT377SC  
74ACT377SJ  
74ACT377MTC  
74ACT377PC  
Device also available in Tape and Reel. Specify by appending suffix letter Xto the ordering code.  
Pb-Free package per JEDEC J-STD-020B.  
Note 1: _NLindicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.  
Connection Diagram  
Pin Descriptions  
Pin Names  
Description  
D0D7  
CE  
Data Inputs  
Clock Enable (Active LOW)  
Data Outputs  
Q0Q7  
CP  
Clock Pulse Input  
FACT is a trademark of Fairchild Semiconductor Corporation.  
© 2005 Fairchild Semiconductor Corporation  
DS009961  
www.fairchildsemi.com  

74AC377SJX 替代型号

型号 品牌 替代类型 描述 数据表
74AC377SJ FAIRCHILD

完全替代

Octal D-Type Flip-Flop with Clock Enable

与74AC377SJX相关器件

型号 品牌 获取价格 描述 数据表
74AC378 NSC

获取价格

Parallel D Register with Enable
74AC378DCQB NSC

获取价格

Parallel D Register with Enable
74AC378DCQR NSC

获取价格

Parallel D Register with Enable
74AC378DCQR FAIRCHILD

获取价格

D Flip-Flop, AC Series, 1-Func, Positive Edge Triggered, 6-Bit, True Output, CMOS, CDIP16,
74AC378DCX NSC

获取价格

Parallel D Register with Enable
74AC378DMQB NSC

获取价格

Parallel D Register with Enable
74AC378DMQR NSC

获取价格

Parallel D Register with Enable
74AC378DMX NSC

获取价格

Parallel D Register with Enable
74AC378FC FAIRCHILD

获取价格

D Flip-Flop, AC Series, 1-Func, Positive Edge Triggered, 6-Bit, True Output, CMOS, CDFP16,
74AC378FCQB NSC

获取价格

Parallel D Register with Enable