5秒后页面跳转
74AC11194_10 PDF预览

74AC11194_10

更新时间: 2024-11-08 02:58:27
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
8页 130K
描述
4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

74AC11194_10 数据手册

 浏览型号74AC11194_10的Datasheet PDF文件第2页浏览型号74AC11194_10的Datasheet PDF文件第3页浏览型号74AC11194_10的Datasheet PDF文件第4页浏览型号74AC11194_10的Datasheet PDF文件第5页浏览型号74AC11194_10的Datasheet PDF文件第6页浏览型号74AC11194_10的Datasheet PDF文件第7页 
74AC11194  
4–BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER  
SCAS093 – NOVEMBER 1989 – REVISED APRIL 1993  
DW OR N PACKAGE  
(TOP VIEW)  
Parallel-to-Serial, Serial-to-Parallel  
Conversions  
Left or Right Shifts  
Parallel Synchronous Loading  
Direct Overriding Clear  
SR SER  
S0  
S1  
A
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
Q
A
Q
B
Temporary Data Latching Capability  
GND  
GND  
GND  
GND  
B
V
Flow-Through Architecture to Optimize  
CC  
V
PCB Layout  
CC  
C
D
CLR  
CLK  
Center-Pin V  
and GND Configurations to  
Minimize High-Speed Switching Noise  
CC  
Q
Q
C
D
EPIC (Enhanced-Performance Implanted  
SL SER  
CMOS) 1- m Process  
500-mA Typical Latch-Up Immunity at  
125°C  
Package Options Include Plastic  
Small-Outline Packages, and Standard  
Plastic 300-mil DIPs  
description  
This bidirectional shift register features parallel outputs, right-shift and left-shift serial inputs,  
operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of  
operation:  
Parallel (broadside) load  
Shift right (in the direction Q toward Q )  
A
D
Shift left (in the direction Q toward Q )  
D
A
Inhibit clocking (do nothing).  
Synchronousparallel loading is accomplished by applying the 4 bits of data and taking both mode control inputs,  
S0 and S1, high. The data are loaded into the associated flip-flops and appear at the outputs after the positive  
transition of the clock input. During loading, serial data flow is inhibited.  
Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low.  
Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left  
synchronously, and new data is entered at the shift-left serial inputs. Clocking of the flip-flop is inhibited when  
both mode control inputs are low.  
The 74AC11194 is characterized for operation from – 40°C to 85°C.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1993, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443  

与74AC11194_10相关器件

型号 品牌 获取价格 描述 数据表
74AC11194D PHILIPS

获取价格

Shift Register, 4-Bit, CMOS, PDSO20
74AC11194D TI

获取价格

IC,SHIFT REGISTER,AC-CMOS,SOP,20PIN,PLASTIC
74AC11194D-T PHILIPS

获取价格

Shift Register, 4-Bit, CMOS, PDSO20
74AC11194DW TI

获取价格

4-Bit Bidirectional Universal Shift Registers 20-SOIC -40 to 85
74AC11194DWR TI

获取价格

AC SERIES, 4-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO2
74AC11194J TI

获取价格

IC,SHIFT REGISTER,AC-CMOS,DIP,20PIN,CERAMIC
74AC11194N PHILIPS

获取价格

Shift Register, 4-Bit, CMOS, PDIP20
74AC11194N TI

获取价格

4-Bit Bidirectional Universal Shift Registers 20-PDIP -40 to 85
74AC112 ETC

获取价格

Dual J-K Flip-Flop with Set and Reset
74AC11238 TI

获取价格

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS