5秒后页面跳转
74LS74 PDF预览

74LS74

更新时间: 2024-02-18 20:05:36
品牌 Logo 应用领域
美国国家半导体 - NSC 触发器
页数 文件大小 规格书
6页 139K
描述
Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

74LS74 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DIP, DIP14,.3Reach Compliance Code:compliant
风险等级:5.92JESD-30 代码:R-PDIP-T14
JESD-609代码:e0逻辑集成电路类型:D FLIP-FLOP
功能数量:2端子数量:14
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP14,.3封装形状:RECTANGULAR
封装形式:IN-LINE电源:5 V
子类别:FF/Latches标称供电电压 (Vsup):5 V
表面贴装:NO技术:TTL
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL触发器类型:POSITIVE EDGE
Base Number Matches:1

74LS74 数据手册

 浏览型号74LS74的Datasheet PDF文件第1页浏览型号74LS74的Datasheet PDF文件第2页浏览型号74LS74的Datasheet PDF文件第4页浏览型号74LS74的Datasheet PDF文件第5页浏览型号74LS74的Datasheet PDF文件第6页 
Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)  
Typ  
Symbol  
Parameter  
Conditions  
Min  
Max  
Units  
(Note 1)  
e
e
e b  
e
b
1.5  
V
V
Input Clamp Voltage  
V
Min, I  
Min, I  
18 mA  
V
V
I
CC  
I
High Level Output  
Voltage  
V
V
Max  
Min  
DM54  
DM74  
DM54  
DM74  
DM74  
Data  
2.5  
2.7  
3.4  
3.4  
OH  
CC  
OH  
e
e
Max, V  
IL  
IH  
e
e
e
V
OL  
Low Level Output  
Voltage  
V
V
Min, I  
Max  
Min  
0.25  
0.35  
0.25  
0.4  
CC  
OL  
e
Max, V  
IH  
IL  
0.5  
0.4  
0.1  
0.1  
0.2  
0.2  
20  
V
e
e
Min  
I
4 mA, V  
CC  
OL  
@
Input Current Max  
e
CC  
I
I
I
V
Max  
I
e
Input Voltage  
V
I
7V  
Clock  
Preset  
Clear  
Data  
mA  
e
High Level Input  
Current  
V
V
Max  
Max  
Max  
IH  
CC  
e
2.7V  
I
Clock  
Clear  
Preset  
Data  
20  
mA  
40  
40  
e
b
Low Level Input  
Current  
V
V
0.4  
0.4  
0.8  
0.8  
100  
100  
8
IL  
CC  
e
0.4V  
I
b
b
b
Clock  
Preset  
Clear  
DM54  
DM74  
mA  
e
b
b
b
b
I
I
Short Circuit  
V
CC  
20  
20  
OS  
CC  
mA  
mA  
Output Current  
(Note 2)  
e
Supply Current  
V
CC  
Max (Note 3)  
4
e
e
25 C.  
Note 1: All typicals are at V  
5V, T  
§
Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where  
CC  
A
e
shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where V  
2.25V and 2.125V for DM54 and  
O
DM74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test  
equipment.  
Note 3: With all outputs open, I  
CC  
is measured with CLOCK grounded after setting the Q and Q outputs high in turn.  
e
e
25 C (See Section 1 for Test Waveforms and Output Load)  
Switching Characteristics at V  
5V and T  
A
§
CC  
e
R
2 kX  
L
From (Input)  
To (Output)  
e
e
L
Symbol  
Parameter  
C
Min  
25  
15 pF  
C
50 pF  
Max  
Units  
L
Max  
Min  
f
t
Maximum Clock Frequency  
20  
MHz  
ns  
MAX  
Propagation Delay Time  
Low to High Level Output  
Clock to  
Q or Q  
PLH  
25  
30  
25  
30  
25  
30  
35  
35  
35  
35  
35  
35  
t
t
t
t
t
Propagation Delay Time  
High to Low Level Output  
Clock to  
Q or Q  
PHL  
PLH  
PHL  
PLH  
PHL  
ns  
ns  
ns  
ns  
ns  
Propagation Delay Time  
Low to High Level Output  
Preset  
to Q  
Propagation Delay Time  
High to Low Level Output  
Preset  
to Q  
Propagation Delay Time  
Low to High Level Output  
Clear  
to Q  
Propagation Delay Time  
High to Low Level Output  
Clear  
to Q  
3

与74LS74相关器件

型号 品牌 描述 获取价格 数据表
74LS74A TI DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

获取价格

74LS74ADC ROCHESTER D Flip-Flop

获取价格

74LS74ADCQR FAIRCHILD D Flip-Flop, 2-Func, Positive Edge Triggered, TTL, CDIP14,

获取价格

74LS74AN NXP IC LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14, PLAS

获取价格

74LS74APC ETC Dual D-Type Flip-Flop

获取价格

74LS74APCQM FAIRCHILD D Flip-Flop, 2-Func, Positive Edge Triggered, TTL, PDIP14,

获取价格