5秒后页面跳转
72V253L7-5PFI PDF预览

72V253L7-5PFI

更新时间: 2024-11-07 09:07:03
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
45页 381K
描述
TQFP-80, Tray

72V253L7-5PFI 数据手册

 浏览型号72V253L7-5PFI的Datasheet PDF文件第2页浏览型号72V253L7-5PFI的Datasheet PDF文件第3页浏览型号72V253L7-5PFI的Datasheet PDF文件第4页浏览型号72V253L7-5PFI的Datasheet PDF文件第5页浏览型号72V253L7-5PFI的Datasheet PDF文件第6页浏览型号72V253L7-5PFI的Datasheet PDF文件第7页 
3.3VOLTHIGH-DENSITYSUPERSYNCIINARROWBUSFIFO  
512 x 18/1,024 x 9, 1,024 x 18/2,048 x 9  
2,048 x 18/4,096 x 9, 4,096 x 18/8,192 x 9  
8,192 x 18/16,384 x 9, 16,384 x 18/32,768 x 9  
32,768 x 18/65,536 x 9, 65,536 x 18/131,072 x 9  
IDT72V223,IDT72V233  
IDT72V243,IDT72V253  
IDT72V263,IDT72V273  
IDT72V283,IDT72V293  
Zero latency retransmit  
Auto power down minimizes standby power consumption  
Master Reset clears entire FIFO  
FEATURES:  
Choose among the following memory organizations:  
IDT72V223  
IDT72V233  
IDT72V243  
IDT72V253  
IDT72V263  
IDT72V273  
IDT72V283  
IDT72V293  
512 x 18/1,024 x 9  
Partial Reset clears data, but retains programmable settings  
Empty, Full and Half-Full flags signal FIFO status  
Programmable Almost-Empty and Almost-Full flags, each flag can  
default to one of eight preselected offsets  
Selectable synchronous/asynchronous timing modes for Almost-  
Empty and Almost-Full flags  
Program programmable flags by either serial or parallel means  
Select IDT Standard timing (using EF and FF flags) or First Word  
Fall Through timing (using OR and IR flags)  
Output enable puts data outputs into high impedance state  
Easily expandable in depth and width  
1,024 x 18/2,048 x 9  
2,048 x 18/4,096 x 9  
4,096 x 18/8,192 x 9  
8,192 x 18/16,384 x 9  
16,384 x 18/32,768 x 9  
32,768 x 18/65,536 x 9  
65,536 x 18/131,072 x 9  
Functionally compatible with the IDT72V255LA/72V265LA and  
IDT72V275/72V285 SuperSync FIFOs  
Up to 166 MHz Operation of the Clocks  
User selectable Asynchronous read and/or write ports (BGA Only)  
User selectable input and output port bus-sizing  
- x9 in to x9 out  
JTAG port, provided for Boundary Scan function (BGA Only)  
Independent Read and Write Clocks (permit reading and writing  
simultaneously)  
- x9 in to x18 out  
- x18 in to x9 out  
- x18 in to x18 out  
Available in a 80-pin Thin Quad Flat Pack (TQFP) or a 100-pin Ball  
Grid Array (BGA) (with additional features)  
Pin to Pin compatible to the higher density of IDT72V2103/72V2113  
Big-Endian/Little-Endian user selectable byte representation  
5V tolerant inputs  
High-performance submicron CMOS technology  
Industrial temperature range (–40°C to +85°C) is available  
Green parts available, see ordering information  
Fixed, low first word latency  
FUNCTIONAL BLOCK DIAGRAM  
*Available on the  
D0 -Dn (x9 or x18)  
LD SEN  
BGA package only.  
WEN  
WCLK/WR  
*
INPUT REGISTER  
OFFSET REGISTER  
FF/IR  
PAF  
EF/OR  
PAE  
FLAG  
LOGIC  
WRITE CONTROL  
LOGIC  
ASYW  
RAM ARRAY  
512 x 18 or 1,024 x 9  
HF  
*
FWFT/SI  
PFM  
1,024 x 18 or 2,048 x 9  
2,048 x 18 or 4,096 x 9  
4,096 x 18 or 8,192 x 9  
8,192 x 18 or 16,384 x 9  
16,384 x 18 or 32,768 x 9  
32,768 x 18 or 65,536 x 9  
65,536 x 18 or 131,072 x 9  
FSEL0  
FSEL1  
WRITE POINTER  
READ POINTER  
BE  
CONTROL  
LOGIC  
IP  
RT  
READ  
CONTROL  
LOGIC  
RM  
ASYR  
OUTPUT REGISTER  
IW  
OW  
BUS  
*
CONFIGURATION  
MRS  
PRS  
RESET  
LOGIC  
RCLK/RD  
*
REN  
TCK  
*
*
TRST  
*
JTAG CONTROL  
(BOUNDARY SCAN)  
TMS  
4666 drw01  
*
TDI  
Q0 -Qn (x9 or x18)  
OE  
*
TDO  
*
IDTandtheIDTlogoareregisteredtrademarksofIntegratedDeviceTechnology,Inc.TheSuperSyncIIFIFOisatrademarkofIntegratedDeviceTechnology,Inc.  
FEBRUARY 2009  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES  
1
©2009 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.  
DSC-4666/16  

与72V253L7-5PFI相关器件

型号 品牌 获取价格 描述 数据表
72V255 RENESAS

获取价格

8K x 18 SuperSync FIFO, 3.3V
72V255LA10PF8 IDT

获取价格

TQFP-64, Reel
72V255LA10PF9 IDT

获取价格

FIFO, 8KX18, 6.5ns, Synchronous, CMOS, PQFP64, TQFP-64
72V255LA10PFG IDT

获取价格

3.3 VOLT CMOS SuperSync FIFO
72V255LA10PFG8 IDT

获取价格

3.3 VOLT CMOS SuperSync FIFO
72V255LA10PFGI IDT

获取价格

3.3 VOLT CMOS SuperSync FIFO
72V255LA10PFGI8 IDT

获取价格

3.3 VOLT CMOS SuperSync FIFO
72V255LA10TF8 IDT

获取价格

TQFP-64, Reel
72V255LA10TFG IDT

获取价格

3.3 VOLT CMOS SuperSync FIFO
72V255LA10TFG8 IDT

获取价格

3.3 VOLT CMOS SuperSync FIFO