Datasheet > 72V255LA10TFGI

72V255LA10TFGI

更新时间： 2024-11-10 00:45:39

品牌	Logo	应用领域
艾迪悌 - IDT		先进先出芯片
页数	文件大小	规格书
27页	366K
描述
3.3 VOLT CMOS SuperSync FIFO

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

72V255LA10TFGI 数据手册

3.3 VOLT CMOS SuperSync FIFO™

8,192 x 18

16,384 x 18

IDT72V255LA

IDT72V265LA

• Output enable puts data outputs into high impedance state

• Easily expandable in depth and width

• Independent Read and Write clocks (permit reading and

writing simultaneously)

• Available in the 64-pin Thin Quad Flat Pack (TQFP) and the 64-

pin Slim Thin Quad Flat Pack (STQFP)

• High-performance submicron CMOS technology

• Industrial temperature range (–40°C to +85°C) is available

• Green parts available, see ordering information

FEATURES:

• Choose among the following memory organizations:

IDT72V255LA

IDT72V265LA

8,192 x 18

16,384 x 18

• Pin-compatible with the IDT72V275/72V285 and IDT72V295/

72V2105 SuperSync FIFOs

• Functionally compatible with the 5 Volt IDT72255/72265 family

• 10ns read/write cycle time (6.5ns access time)

• Fixed, low first word data latency time

• 5V input tolerant

DESCRIPTION:

• Auto power down minimizes standby power consumption

• Master Reset clears entire FIFO

• Partial Reset clears data, but retains programmable settings

• Retransmit operation with fixed, low first word data

latency time

• Empty, Full and Half-Full flags signal FIFO status

• Programmable Almost-Empty and Almost-Full flags, each flag

can default to one of two preselected offsets

• Program partial flags by either serial or parallel means

• Select IDT Standard timing (using EF and FF flags) or First

Word Fall Through timing (using OR and IR flags)

TheIDT72V255LA/72V265LAarefunctionallycompatibleversionsofthe

IDT72255/72265 designed to run off a 3.3V supply for very low power

consumption. TheIDT72V255LA/72V265LAareexceptionallydeep,high

speed, CMOS First-In-First-Out (FIFO) memories with clocked read and

writecontrols. TheseFIFOsoffernumerousimprovementsoverprevious

SuperSyncFIFOs,includingthefollowing:

• Thelimitationofthefrequencyofoneclockinputwithrespecttotheother

hasbeenremoved. TheFrequencySelectpin(FS)hasbeenremoved,

thusitisnolongernecessarytoselectwhichofthetwoclockinputs,RCLK

or WCLK, is running at the higher frequency.

FUNCTIONAL BLOCK DIAGRAM

D0 -D17

WEN

WCLK

SEN

OFFSET REGISTER

INPUT REGISTER

FF/IR

PAF

EF/OR

PAE

FLAG

LOGIC

WRITE CONTROL

LOGIC

FWFT/SI

RAM ARRAY

8,192 x 18

16,384 x 18

WRITE POINTER

READ POINTER

READ

CONTROL

LOGIC

OUTPUT REGISTER

MRS

PRS

RESET

LOGIC

RCLK

REN

4672 drw 01

Q0 -Q17

IDTandtheIDTlogoareregisteredtrademarksofIntegratedDeviceTechnology,IncandtheSuperSyncFIFOisatrademark ofIntegratedDeviceTechnology,Inc.

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

AUGUST2014

DSC-4672/4

12 3 4 5 6 7...27

中文翻译

下载PDF

与72V255LA10TFGI相关器件

型号	品牌	获取价格	描述	数据表
72V255LA10TFGI8	IDT	获取价格	3.3 VOLT CMOS SuperSync FIFO
72V255LA15PF8	IDT	获取价格	TQFP-64, Reel
72V255LA15PF9	IDT	获取价格	FIFO, 8KX18, 10ns, Synchronous, CMOS, PQFP64, TQFP-64
72V255LA15PFG	IDT	获取价格	3.3 VOLT CMOS SuperSync FIFO
72V255LA15PFG8	IDT	获取价格	FIFO, 8KX18, 10ns, Synchronous, CMOS, PQFP64, PLASTIC, TQFP-64
72V255LA15PFGI	IDT	获取价格	3.3 VOLT CMOS SuperSync FIFO
72V255LA15PFGI8	IDT	获取价格	3.3 VOLT CMOS SuperSync FIFO
72V255LA15PFI	IDT	获取价格	TQFP-64, Tray
72V255LA15PFI8	IDT	获取价格	TQFP-64, Reel
72V255LA15PFI9	IDT	获取价格	FIFO, 8KX18, 10ns, Synchronous, CMOS, PQFP64, TQFP-64

与72V255LA10TFGI相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

22
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

21
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

47
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

39

产品中心

服务支持

精选活动

关于我们

帮助中心

72V255LA10TFGI

72V255LA10TFGI 数据手册

与72V255LA10TFGI相关器件

与72V255LA10TFGI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

72V255LA10TFGI

72V255LA10TFGI 数据手册

与72V255LA10TFGI相关器件

与72V255LA10TFGI相关文章

您还可以找

您在本页遇到什么问题？