5秒后页面跳转
捷配首页

Datasheet > 71V67803S166PF
71V67803S166PF PDF预览

71V67803S166PF

更新时间： 2024-02-28 04:04:01
品牌 Logo 应用领域
罗彻斯特 - ROCHESTER 时钟静态存储器内存集成电路
页数 文件大小 规格书
24页 1195K
描述
512KX18 CACHE SRAM, 3.5ns, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100

阅读下载

获取价格

71V67803S166PF 技术参数

是否无铅：含铅是否Rohs认证：不符合
生命周期：Active零件包装代码：QFP
包装说明：14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100针数：100
Reach Compliance Code：unknown风险等级：5.75
Is Samacsys：N最长访问时间：3.5 ns
其他特性：PIPELINED ARCHITECTUREJESD-30 代码：R-PQFP-G100
JESD-609代码：e0长度：20 mm
内存密度：9437184 bit内存集成电路类型：CACHE SRAM
内存宽度：18湿度敏感等级：3
功能数量：1端子数量：100
字数：524288 words字数代码：512000
工作模式：SYNCHRONOUS最高工作温度：70 °C
最低工作温度：组织：512KX18
封装主体材料：PLASTIC/EPOXY封装代码：LQFP
封装形状：RECTANGULAR封装形式：FLATPACK, LOW PROFILE
并行/串行：PARALLEL峰值回流温度（摄氏度）：240
认证状态：COMMERCIAL座面最大高度：1.6 mm
最大供电电压 (Vsup)：3.465 V最小供电电压 (Vsup)：3.135 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：CMOS温度等级：COMMERCIAL
端子面层：TIN LEAD端子形式：GULL WING
端子节距：0.65 mm端子位置：QUAD
处于峰值回流温度下的最长时间：20宽度：14 mm
Base Number Matches：1

71V67803S166PF 数据手册

 浏览型号71V67803S166PF的Datasheet PDF文件第1页浏览型号71V67803S166PF的Datasheet PDF文件第2页浏览型号71V67803S166PF的Datasheet PDF文件第4页浏览型号71V67803S166PF的Datasheet PDF文件第5页浏览型号71V67803S166PF的Datasheet PDF文件第6页浏览型号71V67803S166PF的Datasheet PDF文件第7页 
IDT71V67603, IDT71V67803, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with  
3.3V I/O, Pipelined Outputs, Single Cycle Deselect  
Commercial and Industrial Temperature Ranges  
PinDefinitions(1)  
Symbol  
Pin Function  
I/O  
Active  
Description  
0
18  
A -A  
ADSC  
ADSP  
ADV  
Address Inputs  
I
N/A  
Synchronous Address inputs. The address register is triggered by a combination of the  
rising edge of CLK and ADSC Low or ADSP Low and CE Low.  
Address Status  
(Cache Controller)  
I
I
I
LOW  
LOW  
LOW  
Synchronous Address Status from Cache Controller. ADSC is an active LOW input that is  
used to load the address registers with new addresses.  
Address Status  
(Processor)  
Synchronous Address Status from Processor. ADSP is an active LOW input that is used to  
load the address registers with new addresses. ADSP is gated by CE.  
Burst Address  
Advance  
Synchronous Address Advance. ADV is an active LOW input that is used to advance the  
internal burst counter, controlling burst access after the initial address is loaded. When the  
input is HIGH the burst counter is not incremented; that is, there is no address advance.  
Byte Write Enable  
I
LOW  
Synchronous byte write enable gates the byte write inputs BW -  
. If  
1 BW4 BWE  
is LOW at the  
BWE  
rising edge of CLK then BWx inputs are passed to the next stage in the circuit. If BWE is  
HIGH then the byte write inputs are blocked and only GW can initiate a write cycle.  
1
0-7  
P1  
2
8-15  
P2  
Individual Byte  
Write Enables  
I
I
I
LOW  
LOW  
N/A  
Synchronous byte write enables. BW controls I/O , I/O , BW controls I/O , I/O , etc.  
1
4
BW -BW  
Any active byte write causes all outputs to be disabled.  
0
1
Chip Enable  
Synchronous chip enable. CE is used with CS and CS to enable the IDT71V67603/7803.  
CE  
CE also gates ADSP.  
CLK  
Clock  
This is the clock input. All timing references for the device are made with respect to this  
input.  
0
0
1
CS  
Chip Select 0  
Chip Select 1  
I
I
I
HIGH  
LOW  
LOW  
Synchronous active HIGH chip select. CS is used with CE and CS to enable the chip.  
1
0
Synchronous active LOW chip select. CS is used with CE and CS to enable the chip.  
CS1  
GW  
Global Write  
Enable  
Synchronous global write enable. This input will write all four 9-bit data bytes when LOW  
on the rising edge of CLK. GW supersedes individual byte write enables.  
0
31  
I/O -I/O  
Data Input/Output  
I/O  
I
N/A  
Synchronous data input/output (I/O) pins. Both the data input path and data output path are  
registered and triggered by the rising edge of CLK.  
P1  
I/O -I/O  
P4  
Linear Burst Order  
LOW  
Asynchronous burst order selection input. When LBO is HIGH, the interleaved burst  
sequence is selected. When LBO is LOW the Linear burst sequence is selected. LBO is a  
static input and must not change state while the device is operating.  
LBO  
Output Enable  
I
LOW  
Asynchronous output enable. When OE is LOW the data output drivers are enabled on the  
I/O pins if the chip is also selected. When OE is HIGH the I/O pins are in a high-  
impedance state.  
OE  
DD  
V
Power Supply  
Power Supply  
Ground  
N/A  
N/A  
N/A  
N/A  
I
N/A  
N/A  
3.3V core power supply.  
DDQ  
V
3.3V I/O Supply.  
SS  
V
N/A  
Ground.  
NC  
ZZ  
No Connect  
Sleep Mode  
N/A  
NC pins are not electrically connected to the device.  
HIGH  
Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the  
IDT71V67603/7803 to its lowest power consumption level. Data retention is guaranteed in  
Sleep Mode.  
5310 tbl 02  
NOTE:  
1. All synchronous inputs must meet specified setup and hold times with respect to CLK.  
6.422  
1234567...24

下载PDF

与71V67803S166PF相关器件

型号 品牌 描述 获取价格 数据表
71V67803S166PF8 IDT Cache SRAM, 512KX18, 3.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100

获取价格
71V67803Z150BGG IDT Cache SRAM, 512KX18, 3.8ns, CMOS, PBGA119, 14 X 22 MM, ROHS COMPLIANT, PLASTIC, MS-028AA,

获取价格
71V67803Z150BGGI IDT Cache SRAM, 512KX18, 3.8ns, CMOS, PBGA119, 14 X 22 MM, ROHS COMPLIANT, PLASTIC, MS-028AA,

获取价格
71V67902S80PF9 IDT TQFP-100, Tray

获取价格
71V67903 RENESAS 3.3V 512K x 18 Synchronous 3.3V I/O Flowthrough SRAM

获取价格
71V6790375BGG IDT 3.3V Synchronous SRAMs 3.3V I/O, Burst Counter Flow-Through Outputs, Single Cycle Deselect

获取价格

与71V67803S166PF相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证