5秒后页面跳转
71V124SA20PHGI PDF预览

71V124SA20PHGI

更新时间: 2024-01-09 05:09:37
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器光电二极管内存集成电路
页数 文件大小 规格书
8页 83K
描述
Standard SRAM, 128KX8, 20ns, CMOS, PDSO32, TSOP2-32

71V124SA20PHGI 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:TSOP2包装说明:TSOP2-32
针数:32Reach Compliance Code:unknown
ECCN代码:3A991.B.2.BHTS代码:8542.32.00.41
风险等级:5.7最长访问时间:20 ns
I/O 类型:COMMONJESD-30 代码:R-PDSO-G32
JESD-609代码:e3长度:20.95 mm
内存密度:1048576 bit内存集成电路类型:STANDARD SRAM
内存宽度:8湿度敏感等级:3
功能数量:1端子数量:32
字数:131072 words字数代码:128000
工作模式:ASYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:128KX8
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:TSOP2封装等效代码:TSOP32,.46
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE
并行/串行:PARALLEL峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
座面最大高度:1.2 mm最大待机电流:0.01 A
最小待机电流:3 V子类别:SRAMs
最大压摆率:0.115 mA最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:10.16 mmBase Number Matches:1

71V124SA20PHGI 数据手册

 浏览型号71V124SA20PHGI的Datasheet PDF文件第2页浏览型号71V124SA20PHGI的Datasheet PDF文件第3页浏览型号71V124SA20PHGI的Datasheet PDF文件第4页浏览型号71V124SA20PHGI的Datasheet PDF文件第5页浏览型号71V124SA20PHGI的Datasheet PDF文件第6页浏览型号71V124SA20PHGI的Datasheet PDF文件第7页 
3.3V CMOS Static RAM  
1 Meg (128K x 8-Bit)  
Center Power &  
IDT71V124SA  
Ground Pinout  
Features  
Description  
128K x 8 advanced high-speed CMOS static RAM  
JEDEC revolutionary pinout (center power/GND) for  
reduced noise  
TheIDT71V124isa1,048,576-bithigh-speedstaticRAMorganized  
as128Kx8.ItisfabricatedusingIDT’shigh-performance,high-reliability  
CMOStechnology.Thisstate-of-the-arttechnology,combinedwithinno-  
vativecircuitdesigntechniques,providesacost-effectivesolutionforhigh-  
speedmemoryneeds. The JEDECcenterpower/GNDpinoutreduces  
noisegenerationandimprovessystemperformance.  
Equal access and cycle times  
– Commercial:10/12/15/20ns  
Industrial:10/12/15/20ns  
One Chip Select plus one Output Enable pin  
Inputs and outputs are LVTTL-compatible  
Single 3.3V supply  
Low power consumption via chip deselect  
Available in a 32-pin 300- and 400-mil Plastic SOJ, and  
32-pin Type II TSOP packages.  
TheIDT71V124has anoutputenablepinwhichoperates as fastas  
5ns, with address access times as fast as 9ns available. All bidirec-  
tionalinputs andoutputs oftheIDT71V124areLVTTL-compatibleand  
operation is from a single 3.3V supply. Fully static asynchronous  
circuitry is used; no clocks or refreshes are required for operation.  
FunctionalBlockDiagram  
A0  
1,048,576-BIT  
MEMORY ARRAY  
ADDRESS  
DECODER  
A16  
8
8
I/O0 - I/O7  
I/O CONTROL  
.
8
WE  
OE  
CS  
CONTROL  
LOGIC  
3873 drw 01  
NOVEMBER 2003  
1
DSC-3873/07  
©2003-IntegratedDeviceTechnology,Inc.  

与71V124SA20PHGI相关器件

型号 品牌 获取价格 描述 数据表
71V124SA20PHGI8 IDT

获取价格

Standard SRAM, 128KX8, 20ns, CMOS, PDSO32, TSOP2-32
71V124SA20PHI IDT

获取价格

Standard SRAM, 128KX8, 20ns, CMOS, PDSO32, TSOP2-32
71V124SA20TY8 IDT

获取价格

Standard SRAM, 128KX8, 20ns, CMOS, PDSO32, 0.300 INCH, PLASTIC, SOJ-32
71V124SA20TYI8 IDT

获取价格

Standard SRAM, 128KX8, 20ns, CMOS, PDSO32, 0.300 INCH, PLASTIC, SOJ-32
71V124SA20YI IDT

获取价格

Standard SRAM, 128KX8, 20ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32
71V2546 RENESAS

获取价格

3.3V 128Kx36 ZBT Synchronous PipeLined SRAM with 2.5V I/O
71V2546S100BG IDT

获取价格

PBGA-119, Tray
71V2546S100BGG IDT

获取价格

3.3V Synchronous ZBT SRAM
71V2546S100BGG8 IDT

获取价格

3.3V Synchronous ZBT SRAM
71V2546S100BGGI IDT

获取价格

ZBT SRAM, 128KX36, 5ns, CMOS, PBGA119, GREEN, BGA-119