5秒后页面跳转
70V05L15PFG8 PDF预览

70V05L15PFG8

更新时间: 2024-11-13 00:22:55
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器内存集成电路
页数 文件大小 规格书
22页 162K
描述
HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM

70V05L15PFG8 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TQFP
包装说明:LQFP, QFP64,.66SQ,32针数:64
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.32.00.41风险等级:5.15
最长访问时间:15 nsI/O 类型:COMMON
JESD-30 代码:S-PQFP-G64JESD-609代码:e3
长度:14 mm内存密度:65536 bit
内存集成电路类型:DUAL-PORT SRAM内存宽度:8
湿度敏感等级:3功能数量:1
端口数量:2端子数量:64
字数:8192 words字数代码:8000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:8KX8
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:LQFP封装等效代码:QFP64,.66SQ,32
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE
并行/串行:PARALLEL峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
座面最大高度:1.6 mm最大待机电流:0.0025 A
最小待机电流:3 V子类别:SRAMs
最大压摆率:0.185 mA最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.8 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:14 mmBase Number Matches:1

70V05L15PFG8 数据手册

 浏览型号70V05L15PFG8的Datasheet PDF文件第2页浏览型号70V05L15PFG8的Datasheet PDF文件第3页浏览型号70V05L15PFG8的Datasheet PDF文件第4页浏览型号70V05L15PFG8的Datasheet PDF文件第5页浏览型号70V05L15PFG8的Datasheet PDF文件第6页浏览型号70V05L15PFG8的Datasheet PDF文件第7页 
IDT70V05S/L  
HIGH-SPEED 3.3V  
8K x 8 DUAL-PORT  
STATIC RAM  
Features  
True Dual-Ported memory cells which allow simultaneous  
reads of the same memory location  
High-speed access  
one device  
M/S = VIH for BUSY output flag on Master  
M/S = VIL for BUSY input on Slave  
Interrupt Flag  
On-chip port arbitration logic  
Commercial: 15/20/25/35/55ns (max.)  
Industrial: 20ns (max.)  
Low-power operation  
Full on-chip hardware support of semaphore signaling  
between ports  
IDT70V05S  
Active:400mW(typ.)  
Standby: 3.3mW (typ.)  
IDT70V05L  
Fully asynchronous operation from either port  
TTL-compatible, single 3.3V (±0.3V) power supply  
Available in 68-pin PGA and PLCC, and a 64-pin TQFP  
Industrial temperature range (-40°C to +85°C) is available  
for selected speeds  
Active:380mW(typ.)  
Standby: 660µW (typ.)  
IDT70V05 easily expands data bus width to 16 bits or more  
using the Master/Slave select when cascading more than  
Green parts available, see ordering information  
Functional Block Diagram  
OEL  
OER  
CE  
L
CE  
R/W  
R
R/W  
L
R
,
I/O0L- I/O7L  
I/O0R-I/O7R  
I/O  
Control  
I/O  
Control  
(1,2)  
L
(1,2)  
R
BUSY  
BUSY  
A
12L  
A
12R  
0R  
Address  
Decoder  
MEMORY  
ARRAY  
Address  
Decoder  
A
0L  
A
13  
13  
ARBITRATION  
INTERRUPT  
SEMAPHORE  
LOGIC  
CE  
OE  
L
L
CE  
OE  
R/W  
R
R
R
R/W  
L
SEM  
L
SEM  
R
M/S  
(2)  
(2)  
INTL  
INTR  
2942 drw 01  
NOTES:  
1. (MASTER): BUSY is output; (SLAVE): BUSY is input.  
2. BUSY outputs and INT outputs are non-tri-stated push-pull.  
JUNE 2012  
1
DSC 2941/10  
©2012IntegratedDeviceTechnology,Inc.  

与70V05L15PFG8相关器件

型号 品牌 获取价格 描述 数据表
70V05L15PFGI IDT

获取价格

HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM
70V05L15PFGI8 IDT

获取价格

HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM
70V05L20GG IDT

获取价格

Dual-Port SRAM, 8KX8, 20ns, CMOS, CPGA68, 1.180 X 1.180 INCH, 0.160 INCH HEIGHT, GREEN, CE
70V05L20GG8 IDT

获取价格

HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM
70V05L20GGI IDT

获取价格

Dual-Port SRAM, 8KX8, 20ns, CMOS, CPGA68, 1.180 X 1.180 INCH, 0.160 INCH HEIGHT, GREEN, CE
70V05L20GGI8 IDT

获取价格

HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM
70V05L20J8 IDT

获取价格

PLCC-68, Reel
70V05L20JG IDT

获取价格

Dual-Port SRAM, 8KX8, 20ns, CMOS, PQCC68, 0.950 X 0.950 INCH, 0.170 INCH HEIGHT, GREEN, PL
70V05L20JG8 IDT

获取价格

HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM
70V05L20JGI IDT

获取价格

HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM