5秒后页面跳转
70T35L20BF8 PDF预览

70T35L20BF8

更新时间: 2023-05-15 00:00:00
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
21页 251K
描述
CABGA-100, Reel

70T35L20BF8 数据手册

 浏览型号70T35L20BF8的Datasheet PDF文件第2页浏览型号70T35L20BF8的Datasheet PDF文件第3页浏览型号70T35L20BF8的Datasheet PDF文件第4页浏览型号70T35L20BF8的Datasheet PDF文件第5页浏览型号70T35L20BF8的Datasheet PDF文件第6页浏览型号70T35L20BF8的Datasheet PDF文件第7页 
HIGH-SPEED 2.5V  
8/4K x 18 DUAL-PORT  
8/4K x 16 DUAL-PORT  
STATIC RAM  
PRELIMINARY  
IDT70T35/34L  
IDT70T25/24L  
Features  
width to 36 bits (32 bits) or more using the Master/Slave  
select when cascading more than one device  
M/S = VIH for BUSY output flag on Master  
M/S = VIL for BUSY input on Slave  
BUSY and Interrupt Flag  
On-chip port arbitration logic  
True Dual-Ported memory cells which allow simultaneous  
reads of the same memory location  
High-speed access  
IDT70T35/34L (IDT70T25/24L)  
– Commercial: 20/25ns (max.)  
– Industrial: 25ns (max.)  
Full on-chip hardware support of semaphore signaling  
between ports  
Low-power operation  
– IDT70T35/34L (IDT70T25/24L)  
Active:200mW(typ.)  
Standby: 600µW(typ.)  
Fully asynchronous operation from either port  
LVTTL-compatible, single 2.5V (±100mV) power supply  
Available in a 100-pin Thin Quad Flatpack (TQFP) package  
and 100-pin fine pitch Ball Grid Array (fpBGA)  
Industrial temperature range (-40°C to +85°C) is available  
for selected speeds  
Separate upper-byte and lower-byte control for multiplexed  
bus compatibility  
IDT70T35/34L (IDT70T25/24L) easily expands data bus  
Functional Block Diagram  
R/W  
L
R/W  
R
R
UBL  
UB  
LB  
CE  
OE  
R
R
R
LB  
CE  
OE  
L
L
L
,
(5)  
(5)  
(4)  
I/O9R-I/O17R  
I/O9L-I/O17L  
I/O  
Control  
I/O  
Control  
(4)  
I/O0R-I/O8R  
I/O0L-I/O8L  
BUSY (2,3)  
L
(2,3)  
BUSY  
R
(1)  
12L  
(1)  
A
A
A
12R  
0R  
Address  
Decoder  
MEMORY  
ARRAY  
Address  
Decoder  
A0L  
13  
13  
ARBITRATION  
INTERRUPT  
SEMAPHORE  
LOGIC  
CE  
OE  
R/W  
R
CE  
OE  
R/W  
L
L
R
R
L
SEM  
R
SEM  
INT  
L
L
(3)  
(3)  
INTR  
M/S  
5639 drw 01  
NOTES:  
1. A12 is a NC for IDT70T34 and IDT70T24.  
2. (MASTER): BUSY is output; (SLAVE): BUSY is input.  
3. BUSY outputs and INT outputs are non-tri-stated push-pull.  
4. I/O0x - I/O7x for IDT70T25/24.  
5. I/O8x - I/O15x for IDT70T25/24.  
DECEMBER 2002  
1
DSC-5639/2  
©2002 IntegratedDeviceTechnology,Inc.  

与70T35L20BF8相关器件

型号 品牌 描述 获取价格 数据表
70T35L20BFG IDT Dual-Port SRAM, 8KX18, 20ns, CMOS, PBGA100, FPBGA-100

获取价格

70T35L20BFI8 IDT CABGA-100, Reel

获取价格

70T35L20PFG IDT Dual-Port SRAM, 8KX18, 20ns, CMOS, PQFP100, PLASTIC, TQFP-100

获取价格

70T35L25BFG IDT Dual-Port SRAM, 8KX18, 25ns, CMOS, PBGA100, FPBGA-100

获取价格

70T35L25BFGI IDT Dual-Port SRAM, 8KX18, 25ns, CMOS, PBGA100, FPBGA-100

获取价格

70T35L25PFG IDT Dual-Port SRAM, 8KX18, 25ns, CMOS, PQFP100, PLASTIC, TQFP-100

获取价格