Datasheet > 70T3399S133BFGI

70T3399S133BFGI

更新时间： 2024-01-06 11:01:23

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
27页	829K
描述
HIGH-SPEED SYNCHRONOUS DUAL-PORT STATIC RAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

70T3399S133BFGI 数据手册

HIGH-SPEED 2.5V

512/256/128K X 18

SYNCHRONOUS

IDT70T3339/19/99S

DUAL-PORT STATIC RAM

WITH 3.3V OR 2.5V INTERFACE

Features:

– 1.5ns setup to clock and 0.5ns hold on all control, data,

◆

and address inputs @ 200MHz

True Dual-Port memory cells which allow simultaneous

access of the same memory location

High-speed data access

– Self-timedwriteallowsfastcycletime

◆

Separate byte controls for multiplexed bus and bus

matching compatibility

– Commercial: 3.4 (200MHz)/3.6ns (166MHz)/

4.2ns (133MHz)(max.)

◆

Dual Cycle Deselect (DCD) for Pipelined Output Mode

2.5V (±100mV) power supply for core

– Industrial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)

Selectable Pipelined or Flow-Through output mode

Counter enable and repeat features

◆

LVTTL compatible, selectable 3.3V (±150mV) or 2.5V

(±100mV) power supply for I/Os and control signals on

each port

Dual chip enables allow for depth expansion without

additional logic

◆

Industrial temperature range (-40°C to +85°C) is

available at 166MHz and 133MHz

◆

Interrupt and Collision Detection Flags

Full synchronous operation on both ports

– 5ns cycle time, 200MHz operation (14Gbps bandwidth)

– Fast 3.4ns clock to data out

Available in a 256-pin Ball Grid Array (BGA) and 208-pin fine

pitch Ball Grid Array (fpBGA)

◆

Supports JTAG features compliant with IEEE 1149.1

Green parts available, see ordering information

– Data input, address, byte enable and control registers

FunctionalBlockDiagram

UBL

UBR

LBL

LBR

FT/PIPE

0a 1a

0b 1b

1b 0b

1a 0a

FT/PIPER

1/0

R/WL

R/W

CE0L

CE0R

CE1R

CE1L

B B

W W

1/0

Dout0-8_L

Dout9-17_L

Dout0-8_R

Dout9-17_R

0a 1a

1b 0b 1a 0a

0/1

FT/PIPE

0/1

FT/PIPER

512/256/128K x 18

MEMORY

ARRAY

Din_L

I/O0R - I/O17R

I/O0L - I/O17L

Din_R

CLK

(1)

18R

(1)

18L

Counter/

Address

Reg.

Counter/

Address

Reg.

REPEAT

ADS

CNTEN

REPEAT

ADS

CNTEN

ADDR_R

ADDR_L

TDI

TCK

TMS

TRST

INTERRUPT

CE1

JTAG

COLLISION

DETECTION

LOGIC

TDO

CE1

R/W

COL _L

COL

INT

INT_R

5652 drw 01

(2)

ZZR

CONTROL

LOGIC

NOTES:

1. Address A18 is a NC for the IDT70T3319. Also, Addresses A18 and A17 are NC's for the IDT70T3399.

2. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and

OPTx and the sleep mode pins themselves (ZZx) are not affected during sleep mode.

JUNE 2015

DSC-5652/8

12 3 4 5 6 7...27

中文翻译

下载PDF

与70T3399S133BFGI相关器件

型号	品牌	获取价格	描述	数据表
70T3399S133BFGI8	IDT	获取价格	HIGH-SPEED SYNCHRONOUS DUAL-PORT STATIC RAM
70T3399S133DDI	IDT	获取价格	Dual-Port SRAM, 128KX18, 15ns, CMOS, PQFP144, 20 X 20 MM, 1.40 MM HEIGHT, TQFP-144
70T3399S166BCG	IDT	获取价格	Dual-Port SRAM, 128KX18, 3.6ns, CMOS, CBGA256, 17 X 17 MM X 1.4 MM, 1 MM PITCH, GREEN, BGA
70T3399S166BCG8	IDT	获取价格	Dual-Port SRAM, 128KX18, 12ns, CMOS, PBGA256, 17 X 17 MM, 1.40 MM HEIGHT, 1 MM PITCH, BGA-
70T3399S166BCGI	IDT	获取价格	Dual-Port SRAM, 128KX18, 3.6ns, CMOS, CBGA256, 17 X 17 MM X 1.4 MM, 1 MM PITCH, GREEN, BGA
70T3399S166BCGI8	IDT	获取价格	Application Specific SRAM, 128KX18, 3.6ns, CMOS, PBGA256, 17 X 17 MM, 1.40 MM HEIGHT, 1 MM
70T3399S166BF	IDT	获取价格	CABGA-208, Tray
70T3399S166BFG	IDT	获取价格	HIGH-SPEED SYNCHRONOUS DUAL-PORT STATIC RAM
70T3399S166BFG8	IDT	获取价格	HIGH-SPEED SYNCHRONOUS DUAL-PORT STATIC RAM
70T3399S166BFGI	IDT	获取价格	HIGH-SPEED SYNCHRONOUS DUAL-PORT STATIC RAM

与70T3399S133BFGI相关文章

MBRS340T3G手册解读：参数说明、产品特性及应用
2024-06-28

6
PMOS管背靠背连接：串联还是并联？
2024-06-28

7
高压电解电容的分类与选型策略
2024-06-28

8
数码管：基本概念、分类、技术发展及市场趋势
2024-06-27

14

产品中心

服务支持

精选活动

关于我们

帮助中心

70T3399S133BFGI

70T3399S133BFGI 数据手册

与70T3399S133BFGI相关器件

与70T3399S133BFGI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

70T3399S133BFGI

70T3399S133BFGI 数据手册

与70T3399S133BFGI相关器件

与70T3399S133BFGI相关文章

您还可以找

您在本页遇到什么问题？