5秒后页面跳转
7024L35F PDF预览

7024L35F

更新时间: 2024-11-03 03:37:43
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器
页数 文件大小 规格书
22页 180K
描述
Multi-Port SRAM, 4KX16, 35ns, CMOS, PQFP84, 1.170 X 1.170 INCH, 0.110 INCH HEIGHT, QFP-84

7024L35F 数据手册

 浏览型号7024L35F的Datasheet PDF文件第2页浏览型号7024L35F的Datasheet PDF文件第3页浏览型号7024L35F的Datasheet PDF文件第4页浏览型号7024L35F的Datasheet PDF文件第5页浏览型号7024L35F的Datasheet PDF文件第6页浏览型号7024L35F的Datasheet PDF文件第7页 
HIGH-SPEED  
IDT7024S/L  
4K x 16 DUAL-PORT  
STATIC RAM  
IDT7024 easily expands data bus width to 32 bits or more  
using the Master/Slave select when cascading more than  
one device  
M/S = H for BUSY output flag on Master  
M/S = L for BUSY input on Slave  
Interrupt Flag  
On-chip port arbitration logic  
Full on-chip hardware support of semaphore signaling  
between ports  
Fully asynchronous operation from either port  
Battery backup operation2V data retention  
TTL-compatible, single 5V (±10%) power supply  
Available in 84-pin PGA, Flatpack, PLCC, and 100-pin Thin  
Quad Flatpack  
Industrial temperature range (–40°C to +85°C) is available  
for selected speeds  
Green parts availble, see ordering information  
Features  
True Dual-Ported memory cells which allow simultaneous  
reads of the same memory location  
High-speed access  
Military:20/25/35/55/70ns(max.)  
Industrial:55ns (max.)  
– Commercial:15/17/20/25/35/55ns(max.)  
Low-power operation  
IDT7024S  
Active:750mW(typ.)  
Standby: 5mW (typ.)  
IDT7024L  
Active:750mW(typ.)  
Standby: 1mW (typ.)  
Separate upper-byte and lower-byte control for multiplexed  
bus compatibility  
FunctionalBlockDiagram  
R/W  
L
R/W  
R
R
UB  
UBL  
LB  
CE  
OE  
L
L
L
LBR  
CE  
R
R
OE  
I/O8L-I/O15L  
I/O0L-I/O7L  
I/O8R-I/O15R  
I/O  
Control  
I/O  
Control  
I/O0R-I/O7R  
BUSY (1,2)  
L
BUSYR  
(1,2)  
A
11R  
0R  
A
11L  
Address  
Decoder  
MEMORY  
ARRAY  
Address  
Decoder  
A
0L  
A
12  
12  
ARBITRATION  
INTERRUPT  
SEMAPHORE  
LOGIC  
CE  
OE  
R/W  
R
CE  
OE  
R/W  
L
L
R
R
L
SEM  
R
SEM  
L
(2)  
INT (2)  
L
M/S  
INTR  
2740 drw 01  
NOTES:  
1. (MASTER): BUSY is output; (SLAVE): BUSY is input.  
2. BUSY outputs and INT outputs are non-tri-stated push-pull.  
OCTOBER 2008  
1
DSC 2740/13  
©2008IntegratedDeviceTechnology,Inc.  

与7024L35F相关器件

型号 品牌 获取价格 描述 数据表
7024L35FG IDT

获取价格

Dual-Port SRAM, 4KX16, 35ns, CMOS, CQFP84
7024L35FGB IDT

获取价格

Dual-Port SRAM, 4KX16, 35ns, CMOS, CQFP84
7024L35FGB8 IDT

获取价格

HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM
7024L35FGI8 IDT

获取价格

HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM
7024L35GG IDT

获取价格

Dual-Port SRAM, 4KX16, 35ns, CMOS, CPGA84, 1.120 X 1.120 INCH, 0.160 INCH HEIGHT, GREEN, C
7024L35GGB8 IDT

获取价格

HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM
7024L35GGI8 IDT

获取价格

HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM
7024L35J IDT

获取价格

PLCC-84, Tube
7024L35JG IDT

获取价格

Dual-Port SRAM, 4KX16, 35ns, CMOS, PQCC84, 1.150 X 1.150 INCH, 0.170 INCH HEIGHT, GREEN, P
7024L35JGB8 IDT

获取价格

HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM