5秒后页面跳转
5V9910A-7SOG PDF预览

5V9910A-7SOG

更新时间: 2024-12-01 20:03:55
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
6页 91K
描述
PLL Based Clock Driver

5V9910A-7SOG 技术参数

生命周期:Obsolete包装说明:SOP,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.52系列:5V
输入调节:STANDARDJESD-30 代码:R-PDSO-G24
逻辑集成电路类型:PLL BASED CLOCK DRIVER功能数量:1
反相输出次数:端子数量:24
实输出次数:8最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINESame Edge Skew-Max(tskwd):0.75 ns
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:COMMERCIAL端子形式:GULL WING
端子位置:DUALBase Number Matches:1

5V9910A-7SOG 数据手册

 浏览型号5V9910A-7SOG的Datasheet PDF文件第2页浏览型号5V9910A-7SOG的Datasheet PDF文件第3页浏览型号5V9910A-7SOG的Datasheet PDF文件第4页浏览型号5V9910A-7SOG的Datasheet PDF文件第5页浏览型号5V9910A-7SOG的Datasheet PDF文件第6页 
IDT5VR9A9N1G0EAS  
3.3V LOW SKEW  
PLL CLOCK DRIVER  
TURBOCLOCK™ JR.  
PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES JANUARY 27, 2015  
FEATURES:  
DESCRIPTION:  
• Eight zero delay outputs  
• <250ps of output to output skew  
The IDT5V9910A is a high fanout phase locked-loop clock driver  
intended for high performance computing and data-communications  
• Selectable positive or negative edge synchronization  
• Synchronous output enable  
• Output frequency: 15MHz to 85MHz  
• 3 skew grades:  
IDT5V9910A-2: tSKEW0<250ps  
IDT5V9910A-5: tSKEW0<500ps  
IDT5V9910A-7: tSKEW0<750ps  
• 3-level inputs for PLL range control  
• PLL bypass for DC testing  
• External feedback, internal loop filter  
• 12mA balanced drive outputs  
• Low Jitter: <200ps peak-to-peak  
• Available in SOIC package  
• Not Recommended for New Design  
• Functional replacement part: 8T49N008-dddNLGI  
applications. It has eight zero delay LVTTL outputs.  
When the GND/sOE pin is held low, all the outputs are synchronously  
enabled. However, if GND/sOE is held high, all the outputs except Q2  
and Q3 are synchronously disabled.  
Furthermore, when the VCCQ/PE is held high, all the outputs are  
synchronized with the positive edge of the REF clock input. When VCCQ/  
PE is held low, all the outputs are synchronized with the negative edge  
of REF.  
The FB signal is compared with the input REF signal at the phase  
detector in order to drive the VCO. Phase differences cause the VCO of  
the PLL to adjust upwards or downwards accordingly.  
An internal loop filter moderates the response of the VCO to the phase  
detector. The loop filter transfer function has been chosen to provide  
minimal jitter (or frequency variation) while still providing accurate  
responses to input frequency changes.  
FUNCTIONAL BLOCK DIAGRAM  
VCCQ/PE  
GND/sOE  
Q0  
Q1  
Q2  
Q3  
Q4  
Q5  
Q6  
Q7  
FB  
PLL  
REF  
FS  
The IDT logo is a registered trademark of Integrated Device Technology, Inc.  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES  
MARCH 21, 2014  
1
c
2014 Integrated Device Technology, Inc.  
DSC 5847/3  

与5V9910A-7SOG相关器件

型号 品牌 获取价格 描述 数据表
5V9910A-7SOGI IDT

获取价格

PLL Based Clock Driver, 5V Series, 8 True Output(s), 0 Inverted Output(s), PDSO24, 0.300 I
5V9910A-7SOGI8 IDT

获取价格

PLL Based Clock Driver, 5V Series, 8 True Output(s), 0 Inverted Output(s), PDSO24, 0.300 I
5V9910A-7SOI IDT

获取价格

PLL Based Clock Driver, 5V Series, 8 True Output(s), 0 Inverted Output(s), PDSO24, 0.300 I
5V991A-2J IDT

获取价格

PLL Based Clock Driver, 5V Series, 4 True Output(s), 0 Inverted Output(s), PQCC32, PLASTIC
5V991A-2JG IDT

获取价格

PLCC-32, Tube
5V991A-2JG8 IDT

获取价格

PLCC-32, Reel
5V991A-2JGI IDT

获取价格

PLCC-32, Tube
5V991A-2JGI8 IDT

获取价格

PLL Based Clock Driver, 5V Series, 8 True Output(s), 0 Inverted Output(s), PQCC32, GREEN,
5V991A-5J IDT

获取价格

PLL Based Clock Driver, 5V Series, 4 True Output(s), 0 Inverted Output(s), PQCC32, PLASTIC
5V991A-5JG IDT

获取价格

PLL Based Clock Driver, 5V Series, 4 True Output(s), 0 Inverted Output(s), PQCC32, GREEN,