5秒后页面跳转
5V49EE502 PDF预览

5V49EE502

更新时间: 2024-11-25 01:11:11
品牌 Logo 应用领域
艾迪悌 - IDT 可编程只读存储器电动程控只读存储器电可擦编程只读存储器
页数 文件大小 规格书
34页 386K
描述
EEPROM PROGRAMMABLE CLOCK GENERATOR

5V49EE502 数据手册

 浏览型号5V49EE502的Datasheet PDF文件第2页浏览型号5V49EE502的Datasheet PDF文件第3页浏览型号5V49EE502的Datasheet PDF文件第4页浏览型号5V49EE502的Datasheet PDF文件第5页浏览型号5V49EE502的Datasheet PDF文件第6页浏览型号5V49EE502的Datasheet PDF文件第7页 
DATASHEET  
EEPROM PROGRAMMABLE CLOCK GENERATOR  
5V49EE502  
Description  
Features  
The 5V49EE502 is a programmable clock generator  
intended for high performance data-communications,  
telecommunications, consumer, and networking  
applications. There are four internal PLLs, each individually  
programmable, allowing for four unique non-integer-related  
frequencies. The frequencies are generated from a single  
reference clock. The reference clock can come from one of  
the two redundant clock inputs. Automatic or manual  
switchover function allows any one of the redundant clocks  
to be selected during normal operation.  
Four internal PLLs  
Internal non-volatile EEPROM  
2
Fast (400kHz) mode I C serial interface  
Input frequency range: 1MHz to 200MHz  
Output frequency range: 4.9kHz to 500MHz  
Reference crystal input with programmable linear load  
capacitance  
— Crystal frequency range: 8MHz to 50MHz  
The 5V49EE502 is in-system, programmable and can be  
2
Two independently controlled VDDO (1.8V to 3.3V)  
programmed through the use of I C interface. An internal  
Each PLL has a 7-bit reference divider and a 12-bit  
feedback-divider  
EEPROM allows the user to save and restore the  
configuration of the device without having to reprogram it on  
power-up.  
8-bit output-divider blocks  
Fractional division capability on one PLL  
Each of the four PLLs has an 7-bit reference divider and a  
12-bit feedback divider. This allows the user to generate  
four unique non-integer-related frequencies. The PLL loop  
bandwidth is programmable to allow the user to tailor the  
PLL response to the application. For instance, the user can  
tune the PLL parameters to minimize jitter generation or to  
maximize jitter attenuation. Spread spectrum generation  
and/or fractional divides are allowed on two of the PLLs.  
Two of the PLLs support spread spectrum generation  
capability  
I/O standards:  
— Outputs: 1.8V to 3.3 V LVTTL/ LVCMOS  
— Outputs: LVPECL, LVDS and HCSL  
— Inputs: 3.3 V LVTTL/ LVCMOS  
Programmable slew rate control  
Programmable loop bandwidth  
There are a total of four 8-bit output dividers. Each output  
bank can be configured to support LVTTL, LVPECL, LVDS  
or HCSL logic levels. Out0 (Output 0) supports 3.3V  
single-ended standard only. The outputs are connected to  
the PLLs via a switch matrix. The switch matrix allows the  
user to route the PLL outputs to any output bank. This  
feature can be used to simplify and optimize the board  
layout. In addition, each output's slew rate and  
Programmable output inversion to reduce bimodal jitter  
Redundant clock inputs with auto and manual switchover  
options  
Individual output enable/disable  
Power-down mode  
enable/disable function is programmable.  
3.3V core V  
DD  
Available in 24-QFN package  
-40° to +85°C industrial temperature operation  
IDT® EEPROM PROGRAMMABLE CLOCK GENERATOR  
1
5V49EE502  
JUNE 18, 2018  

与5V49EE502相关器件

型号 品牌 获取价格 描述 数据表
5V49EE502NLGI IDT

获取价格

EEPROM PROGRAMMABLE CLOCK GENERATOR
5V49EE502NLGI8 IDT

获取价格

EEPROM PROGRAMMABLE CLOCK GENERATOR
5V49EE503NLGI IDT

获取价格

EEPROM PROGRAMMABLE CLOCK GENERATOR
5V49EE503NLGI8 IDT

获取价格

EEPROM PROGRAMMABLE CLOCK GENERATOR
5V49EE504NLGI IDT

获取价格

EEPROM PROGRAMMABLE CLOCK GENERATOR
5V49EE504NLGI8 IDT

获取价格

EEPROM PROGRAMMABLE CLOCK GENERATOR
5V49EE702NDGI IDT

获取价格

EEPROM PROGRAMMABLE CLOCK GENERATOR
5V49EE702NDGI8 IDT

获取价格

EEPROM PROGRAMMABLE CLOCK GENERATOR
5V49EE703NDGI IDT

获取价格

EEPROM PROGRAMMABLE CLOCK GENERATOR
5V49EE703NDGI8 IDT

获取价格

EEPROM PROGRAMMABLE CLOCK GENERATOR