5秒后页面跳转
5962R9660301VXC PDF预览

5962R9660301VXC

更新时间: 2024-09-19 20:24:35
品牌 Logo 应用领域
瑞萨 - RENESAS 输入元件逻辑集成电路
页数 文件大小 规格书
9页 74K
描述
4000/14000/40000 SERIES, HEX 1-INPUT INVERT GATE, CDFP14

5962R9660301VXC 技术参数

生命周期:Obsolete零件包装代码:DFP
包装说明:DFP, FL14,.3针数:14
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.44Is Samacsys:N
其他特性:RADIATION HARDENED系列:4000/14000/40000
JESD-30 代码:R-CDFP-F14JESD-609代码:e4
长度:9.525 mm负载电容(CL):50 pF
逻辑集成电路类型:INVERTER最大I(ol):0.00064 A
功能数量:6输入次数:1
端子数量:14最高工作温度:125 °C
最低工作温度:-55 °C封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:DFP封装等效代码:FL14,.3
封装形状:RECTANGULAR封装形式:FLATPACK
电源:5/15 VProp。Delay @ Nom-Sup:378 ns
传播延迟(tpd):378 ns认证状态:Not Qualified
施密特触发器:YES筛选级别:MIL-PRF-38535 Class V
座面最大高度:2.92 mm子类别:Gates
最大供电电压 (Vsup):18 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:GOLD端子形式:FLAT
端子节距:1.27 mm端子位置:DUAL
总剂量:100k Rad(Si) V宽度:6.285 mm
Base Number Matches:1

5962R9660301VXC 数据手册

 浏览型号5962R9660301VXC的Datasheet PDF文件第2页浏览型号5962R9660301VXC的Datasheet PDF文件第3页浏览型号5962R9660301VXC的Datasheet PDF文件第4页浏览型号5962R9660301VXC的Datasheet PDF文件第5页浏览型号5962R9660301VXC的Datasheet PDF文件第6页浏览型号5962R9660301VXC的Datasheet PDF文件第7页 
CD40106BMS  
CMOS Hex Schmitt Triggers  
December 1992  
Features  
Pinout  
CD40106BMS  
TOP VIEW  
• High Voltage Type (20V Rating)  
• Schmitt Trigger Action with No External Components  
• Hysteresis Voltage (Typ.)  
- 0.9V at VDD = 5V  
A
G = A  
B
1
2
3
4
5
6
7
14 VDD  
13 F  
-
2.3V at VDD = 10V  
12 L = F  
11 E  
- 3.5V at VDD = 15V  
H = B  
C
• Noise Immunity Greater than 50%  
• No Limit on Input Rise and Fall Times  
• Low VDD to VSS Current During Slow Input Ramp  
• 100% Tested for Quiescent Current at 20V  
• 5V, 10V and 15V Parametric Ratings  
10 K = E  
I = C  
VSS  
9
8
D
J = D  
• Maximum Input Current of 1µA at 18V Over Full Pack- Functional Diagram  
age Temperature Range; 100nA at 18V and +25oC  
1
2
4
• Standardized Symmetrical Output Characteristics  
A
G = A  
H = B  
I = C  
• Meets All Requirements of JEDEC Tentative Standard  
No. 13B, “Standard Specifications for Description of  
‘B’ Series CMOS Devices”  
3
5
B
C
D
E
F
6
Applications  
• Wave and Pulse Shapers  
• High Noise Environment Systems  
• Monostable Multivibrators  
• Astable Multivibrators  
9
8
J = D  
K = E  
L = F  
11  
13  
10  
12  
Description  
CD40106BMS consists of six Schmitt trigger circuits. Each  
circuit functions as an inverter with Schmitt trigger action on  
the input. The trigger switches at different points for positive  
and negative going signals. The difference between the  
positive going voltage (VP) and the negative going voltage  
(VN) is defined as hysteresis voltage (VH) (see Figure 17).  
Logic Diagram  
*
*
A
G
1 (3, 5, 9, 11, 13)  
2 (4, 6, 8, 10, 12)  
The CD40106BMS is supplied in these 14 lead outline  
packages:  
VDD  
Braze Seal DIP  
Frit Seal DIP  
H4Q  
H1B  
H3W  
ALL INPUTS ARE PROTECTED  
BY CMOS PROTECTION  
NETWORK  
*
Ceramic Flatpack  
VSS  
FIGURE 1. 1 OF 6 SCHMITT TRIGGERS  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
File Number 3354  
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999  
7-1327  

与5962R9660301VXC相关器件

型号 品牌 获取价格 描述 数据表
5962R9660301VXX ACTEL

获取价格

4000/14000/40000 SERIES, HEX 1-INPUT INVERT GATE, CDFP14, METAL SEALED, CERAMIC, DFP-14
5962R9660302VCC ETC

获取价格

Hex Inverter
5962R9660302VXC RENESAS

获取价格

4000/14000/40000 SERIES, HEX 1-INPUT INVERT GATE, CDFP14, CERAMIC, DFP-14
5962R9660401V9A WEDC

获取价格

IC 4000/14000/40000 SERIES, 10-BIT ENCODER, UUC16, DIE-16, Arithmetic Circuit
5962R9660401V9X WEDC

获取价格

Encoder, 4000/14000/40000 Series, 10-Bit, CMOS, DIE-16
5962R9660401VEC ETC

获取价格

Encoder
5962R9660401VEX RENESAS

获取价格

Encoder, 4000/14000/40000 Series, 10-Bit, CMOS, CDIP16
5962R9660401VXC ETC

获取价格

Encoder
5962R9660501VEC ETC

获取价格

Hex D-Type Flip-Flop
5962R9660501VXC ETC

获取价格

Hex D-Type Flip-Flop