5秒后页面跳转
5962-9091001MSA PDF预览

5962-9091001MSA

更新时间: 2024-09-20 14:46:47
品牌 Logo 应用领域
德州仪器 - TI 输出元件逻辑集成电路触发器
页数 文件大小 规格书
11页 189K
描述
F/FAST SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP20, CERPACK-20

5962-9091001MSA 技术参数

生命周期:Obsolete包装说明:DFP, FL20,.3
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.4其他特性:WITH HOLD MODE
系列:F/FASTJESD-30 代码:R-GDFP-F20
JESD-609代码:e0逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:100000000 Hz最大I(ol):0.02 A
位数:8功能数量:1
端子数量:20最高工作温度:125 °C
最低工作温度:-55 °C输出极性:TRUE
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DFP
封装等效代码:FL20,.3封装形状:RECTANGULAR
封装形式:FLATPACK电源:5 V
最大电源电流(ICC):56 mA传播延迟(tpd):10.5 ns
认证状态:Not Qualified筛选级别:MIL-STD-883
座面最大高度:2.286 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:TTL温度等级:MILITARY
端子面层:TIN LEAD端子形式:FLAT
端子节距:1.27 mm端子位置:DUAL
触发器类型:POSITIVE EDGE宽度:6.731 mm
最小 fmax:85 MHzBase Number Matches:1

5962-9091001MSA 数据手册

 浏览型号5962-9091001MSA的Datasheet PDF文件第2页浏览型号5962-9091001MSA的Datasheet PDF文件第3页浏览型号5962-9091001MSA的Datasheet PDF文件第4页浏览型号5962-9091001MSA的Datasheet PDF文件第5页浏览型号5962-9091001MSA的Datasheet PDF文件第6页浏览型号5962-9091001MSA的Datasheet PDF文件第7页 
May 1995  
54F/74F377  
Octal D Flip-Flop with Clock Enable  
General Description  
Features  
Y
Ideal for addressable register applications  
The ’F377 has eight edge-triggered, D-type flip-flops with  
individual D inputs and Q outputs. The common buffered  
Clock (CP) input loads all flip-flops simultaneously, when the  
Clock Enable (CE) is LOW.  
Y
Clock enable for address and data synchronization  
applications  
Y
Y
Y
Y
Y
Y
Eight edge-triggered D flip-flops  
Buffered common clock  
The register is fully edge-triggered. The state of each D in-  
put, one setup time before the LOW-to-HIGH clock tran-  
sition, is transferred to the corresponding flip-flop’s Q out-  
put. The CE input must be stable only one setup time prior  
to the LOW-to-HIGH clock transition for predictable opera-  
tion.  
See ’F273 for master reset version  
See ’F373 for transparent latch version  
See ’F374 for TRI-STATE version  
É
Guaranteed 4000V minimum ESD protection  
Package  
Commercial  
74F377PC  
Military  
Package Description  
Number  
N20A  
J20A  
20-Lead (0.300 Wide) Molded Dual-In-Line  
×
54F377DM (QB)  
20-Lead Ceramic Dual-In-Line  
74F377SC (Note 1)  
74F377SJ (Note 1)  
M20B  
M20D  
W20A  
E20A  
20-Lead (0.300 Wide) Molded Small Outline, JEDEC  
×
20-Lead (0.300 Wide) Molded Small Outline, EIAJ  
×
54F377FM (QB)  
54F377LM (QB)  
20-Lead Cerpack  
20-Lead Ceramic Leadless Chip Carrier, Type C  
e
Note 1: Devices also available in 13 reel. Use suffix  
×
SCX and SJX.  
Logic Symbols  
IEEE/IEC  
TL/F/9525–1  
TL/F/9525–4  
TRI-STATEÉ is a registered trademark of National Semiconductor Corporation.  
C
1995 National Semiconductor Corporation  
TL/F/9525  
RRD-B30M75/Printed in U. S. A.  

与5962-9091001MSA相关器件

型号 品牌 获取价格 描述 数据表
5962-9091001MSX ETC

获取价格

Octal D-Type Flip-Flop
5962-9091101M3A ETC

获取价格

12-Bit Digital-to-Analog Converter
5962-9091101MXA ETC

获取价格

12-Bit Digital-to-Analog Converter
5962-9091101MXX WEDC

获取价格

D/A Converter, 1 Func, Parallel, Word Input Loading, 0.022us Settling Time, CDIP28
5962-9091102M3A ETC

获取价格

12-Bit Digital-to-Analog Converter
5962-9091102M3X ADI

获取价格

IC PARALLEL, WORD INPUT LOADING, 0.022 us SETTLING TIME, 12-BIT DAC, CQCC28, CERAMIC, LCC-
5962-9091102MXA ETC

获取价格

12-Bit Digital-to-Analog Converter
5962-9091103M3A ETC

获取价格

12-Bit Digital-to-Analog Converter
5962-9091103MXA ETC

获取价格

12-Bit Digital-to-Analog Converter
5962-9091103MXX WEDC

获取价格

IC PARALLEL, WORD INPUT LOADING, 0.022 us SETTLING TIME, 12-BIT DAC, CDIP28, Digital to An