5秒后页面跳转
533ACFREQDG PDF预览

533ACFREQDG

更新时间: 2024-09-18 17:17:31
品牌 Logo 应用领域
芯科 - SILICON 机械振荡器
页数 文件大小 规格书
12页 225K
描述
LVPECL Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-6

533ACFREQDG 技术参数

是否Rohs认证: 符合生命周期:Active
Reach Compliance Code:unknown风险等级:5.71
其他特性:TRISTATE; ENABLE/DISABLE FUNCTION; TRAY最长下降时间:0.35 ns
频率调整-机械:NO频率稳定性:7%
安装特点:SURFACE MOUNT最大工作频率:945 MHz
最小工作频率:10 MHz最高工作温度:85 °C
最低工作温度:-40 °C振荡器类型:LVPECL
物理尺寸:7.0mm x 5.0mm x 0.6mm最长上升时间:0.35 ns
最大供电电压:3.63 V最小供电电压:2.97 V
标称供电电压:3.3 V表面贴装:YES
最大对称度:55/45 %Base Number Matches:1

533ACFREQDG 数据手册

 浏览型号533ACFREQDG的Datasheet PDF文件第2页浏览型号533ACFREQDG的Datasheet PDF文件第3页浏览型号533ACFREQDG的Datasheet PDF文件第4页浏览型号533ACFREQDG的Datasheet PDF文件第5页浏览型号533ACFREQDG的Datasheet PDF文件第6页浏览型号533ACFREQDG的Datasheet PDF文件第7页 
Si533  
REVISION D  
DUAL FREQUENCY CRYSTAL OSCILLATOR (XO)  
(10 MHZ TO 1.4 GHZ)  
Features  
Available with any-rate output  
Internal fixed crystal frequency  
ensures high reliability and low  
aging  
Available CMOS, LVPECL,  
LVDS, and CML outputs  
3.3, 2.5, and 1.8 V supply options  
Industry-standard 5 x 7 mm  
package and pinout  
frequencies from 10 MHz to 945 MHz  
and select frequencies to 1.4 GHz  
2 selectable output frequencies  
®
3rd generation DSPLL with superior  
jitter performance  
3x better frequency stability than  
SAW-based oscillators  
Pin 1 output enable (OE)  
Pb-free/RoHS-compliant  
Applications  
Ordering Information:  
See page 7.  
SONET/SDH  
Networking  
SD/HD video  
Clock and data recovery  
FPGA/ASIC clock generation  
Pin Assignments:  
See page 6.  
Description  
The Si533 dual frequency XO utilizes Silicon Laboratories’ advanced  
DSPLL circuitry to provide a low jitter clock at high frequencies. The Si533  
(Top View)  
®
is available with any-rate output frequency from 10 to 945 MHz and select  
frequencies to 1400 MHz. Unlike a traditional XO, where a different crystal is  
required for each output frequency, the Si533 uses one fixed crystal to  
provide a wide range of output frequencies. This IC based approach allows  
the crystal resonator to provide exceptional frequency stability and reliability.  
In addition, DSPLL clock synthesis provides superior supply noise rejection,  
simplifying the task of generating low jitter clocks in noisy environments  
typically found in communication systems. The Si533 IC based XO is factory  
configurable for a wide variety of user specifications including frequency,  
supply voltage, output format, and temperature stability. Specific  
configurations are factory programmed at time of shipment, thereby  
eliminating long lead times associated with custom oscillators.  
VDD  
1
2
3
6
5
4
OE  
FS  
CLK–  
CLK+  
GND  
LVDS/LVPECL/CML  
Functional Block Diagram  
VDD  
1
2
3
6
5
4
OE  
FS  
VDD  
CLK– CLK+  
NC  
Any-rate  
10–1400 MHz  
DSPLL®  
Clock  
Synthesis  
GND  
CLK+  
Fixed  
Frequency  
XO  
CMOS  
OE  
FS  
GND  
Rev. 1.1 6/07  
Copyright © 2007 by Silicon Laboratories  
Si533  

与533ACFREQDG相关器件

型号 品牌 获取价格 描述 数据表
533ACFREQDGR SILICON

获取价格

LVPECL Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-6
533ACFREQ-OUT29 CTS

获取价格

HCMOS/TTL Output Clock Oscillator, 5MHz Min, 30MHz Max, SOLDER SEAL, DIP-3
533ADFREQ-OUT29 CTS

获取价格

HCMOS/TTL Output Clock Oscillator, 5MHz Min, 30MHz Max, SOLDER SEAL, DIP-3
533AEFREQ-OUT29 CTS

获取价格

HCMOS/TTL Output Clock Oscillator, 5MHz Min, 30MHz Max, SOLDER SEAL, DIP-3
533AFFREQ-OUT29 CTS

获取价格

HCMOS/TTL Output Clock Oscillator, 5MHz Min, 30MHz Max, SOLDER SEAL, DIP-3
533B1103JLB VISHAY

获取价格

7/8 (22.2 mm) Multi Turn Wirewound
533B2103203FCB10 VISHAY

获取价格

7/8' (22.2 mm) Multiturn Wirewound 533: 3 Turns/534: 10 Turns/535: 5 Turns
533B2103203FDB10 VISHAY

获取价格

7/8' (22.2 mm) Multiturn Wirewound 533: 3 Turns/534: 10 Turns/535: 5 Turns
533B2103203FLB10 VISHAY

获取价格

7/8' (22.2 mm) Multiturn Wirewound 533: 3 Turns/534: 10 Turns/535: 5 Turns
533B2103203JCB10 VISHAY

获取价格

7/8' (22.2 mm) Multiturn Wirewound 533: 3 Turns/534: 10 Turns/535: 5 Turns